# IEI

IEI Technology Corp.

MODEL:

PCIE-Q350

Intel® Q35 Northbridge PICMG 1.3 CPU Card supports Intel® LGA775 Core™2 Quad/Core™2 Duo/Celeron® CPU 8GB DDR2, Six SATA 3Gb/s, Twelve USB 2.0 One PCIe x16, Four PCIe x4, Four PCI and PCIe GbE

User Manual

Rev. 1.30 – 16 May, 2013

RoHS Lead Free

Revision

Date	Version	Changes
16 May, 2013	1.30	Updated for R13 version.
25 October, 2012	1.20	Updated for R12 version.
23 February, 2011	1.12	Modified Chapter 6: BIOS Screens.
20 May, 2009	1.11	Modified compatible operating system list in Appendix G.
24 November, 2008	1.10	Changed the rear panel dimension drawing in Chapter 2
30 August, 2007	1.00	Initial release

Manual Conventions

![WARNING icon] **WARNING!**

Warnings appear where overlooked details may cause damage to the equipment or result in personal injury. Warnings should be taken seriously. Warnings are easy to recognize. The word "warning" is written as "**WARNING**," both capitalized and bold and is followed by text. The text is the warning message. A warning message is shown below:

![WARNING icon] **WARNING:**

> This is an example of a warning message. Failure to adhere to warning messages may result in permanent damage to the PCIE-Q350 or personal injury to the user. Please take warning messages seriously.

![CAUTION icon] **CAUTION!**

Cautionary messages should also be heeded to help reduce the chance of losing data or damaging the PCIE-Q350. Cautions are easy to recognize. The word "caution" is written as "**CAUTION**," both capitalized and bold and is followed. The italicized text is the cautionary message. A caution message is shown below:

⚠ **CAUTION:**

This is an example of a caution message. Failure to adhere to cautions messages may result in permanent damage to the PCIE-Q350. Please take caution messages seriously.

✔ **NOTE:**

These messages inform the reader of essential but non-critical information. These messages should be read carefully as any directions or instructions contained therein can help avoid making mistakes. Notes are easy to recognize. The word "note" is written as "**NOTE**," both capitalized and bold and is followed by text. The text is the cautionary message. A note message is shown below:

✔ **NOTE:**

This is an example of a note message. Notes should always be read. Notes contain critical information about the PCIE-Q350. Please take note messages seriously.

Copyright

COPYRIGHT NOTICE

The information in this document is subject to change without prior notice in order to improve reliability, design and function and does not represent a commitment on the part of the manufacturer.

In no event will the manufacturer be liable for direct, indirect, special, incidental, or consequential damages arising out of the use or inability to use the product or documentation, even if advised of the possibility of such damages.

This document contains proprietary information protected by copyright. All rights are reserved. No part of this manual may be reproduced by any mechanical, electronic, or other means in any form without prior written permission of the manufacturer.

TRADEMARKS

All registered trademarks and product names mentioned herein are used for identification purposes only and may be trademarks and/or registered trademarks of their respective owners.

Packing List

NOTE:

If any of the components listed in the checklist below are missing, please do not proceed with the installation. Contact the IEI reseller or vendor you purchased the PCIE-Q350 from or contact an IEI sales representative directly. To contact an IEI sales representative, please send an email to sales@iei.com.tw.

The items listed below should all be included in the PCIE-Q350 package.

- 1 x PCIE-Q350 single board computer
- 3 x SATA power cables
- 6 x SATA cables
- 1 x Dual RS-232 cable
- 1 x USB cable
- 1 x Mini jumper pack
- 1 x Utility CD
- 1 x QIG (quick installation guide)

Images of the above items are shown in **Chapter 3**.

Table of Contents

List of Figures

List of Tables

BIOS Menus

Chapter

1

Introduction

1.1 Overview

Figure 1-1: PCIE-Q350 PICMG 1.3 CPU Card

The PCIE-Q350 PICMG 1.3 form factor CPU card (**Figure 1-1**) is an LGA775 Intel® Core™2 Quad, Intel® Core™2 Duo or Intel® Celeron® CPU processor platform. Both 45nm core (Wolfdale, Yorkfield) and 65nm core (Conroe) processors are supported. (For a full list of supported processors please refer to **Section 2.3**)

Up to four 2.0 GB 667 MHz or 800 MHz un-buffered DDR2 SDRAM DIMM are supported by the Mobile Intel® Q35 graphics memory controller hub (GMCH). The Intel® Q35 GMCH also has a single PCI Express x16 (PCIe x16) expansion lane for a PCIe x16 graphics card on the backplane.

The integrated Intel® ICH9DO I/O controller hub (ICH) supports six SATA 3Gb/s drives with data transfer speeds of 3.0 Gbps with SATA RAID configuration support. Twelve USB 2.0 channels, four expansion PCIe x1 channels and four expansion PCI channels provide flexible expansion options. Support for a (optional) trusted platform module (TPM) provides additional system security during system boot-up. High Definition Audio (HDA) support ensures an HDA audio kit can be easily implemented on the PCIE-Q350.

1.1.1 PCIE-Q350 Expansion Options

The PCIE-Q350 PICMG 1.3 form CPU card has the following backplane expansion options:

- 1 x PCIe x16 graphics card
- 4 x PCIe x1 expansion cards
- 4 x PCI expansion cards

1.1.2 PCIE-Q350 Features

Some of the PCIE-Q350 features are listed below.

- Supports the following Intel® LGA775 processors:
    - o Intel® Core™2 Duo (45nm and 65nm)
    - o Intel® Core™2 Quad (45nm and 65nm)
    - o Intel® Celeron® (65nm)
- Supports four 240-pin 2GB 667MHz or 800 MHz DDR2 DIMMs
- Six SATA 3Gb/s drives with transfer rates of 3.0 Gbps supported
- Twelve USB 2.0 devices supported (eight onboard and four on the backplane)
- One GbE Ethernet connector
- PICMG 1.3 form factor
- RoHS compliant
- Supports ATX power supplies

1.2 PCIE-Q350 Overview

1.2.1 PCIE-Q350 Overview Photo

The PCIE-Q350 has a wide variety of peripheral interface connectors. **Figure 1-2** is a labeled photo of the peripheral interface connectors on the PCIE-Q350.

Figure 1-2: PCIE-Q350 Overview [Front View]

1.2.2 PCIE-Q350 Peripheral Connectors and Jumpers

The PCIE-Q350 has the following connectors on-board:

- 1 x ATX power connector
- 1 x Audio connector
- 1 x Digital input/output (DIO) connector
- 2 x Fan connectors
- 1 x Front panel connector
- 1 x Infrared interface connector
- 1 x Keyboard/mouse connector
- 6 x SATA 3Gb/s drive connectors
- 2 x Serial port connectors
- 1 x TPM connector
- 1 x SDVO control connector
- 3 x USB 2.0 connectors

The PCIE-Q350 has the following external peripheral interface connectors on the board rear panel.

- ▪ 1 x RJ-45 Ethernet connector

- ▪ 2 x USB 2.0 connectors

- ▪ 1 x VGA connector

The PCIE-Q350 has the following on-board jumpers:

- ▪ Clear CMOS

1.2.3 Technical Specifications

PCIE-Q350 technical specifications are listed in **Table 1-1**. See **Chapter 2** for details.

Specification	PCIE-Q350
Form Factor	PICMG 1.3
System CPU	LGA775 Intel® Core™2 Quad LGA775 Intel® Core™2 Duo LGA775 Intel® Celeron®
Front Side Bus (FSB)	800 MHz, 1066 MHz or 1333 MHz
System Chipset	**Northbridge**: Intel® Q35 Express Chipset **Southbridge**: Intel® ICH9DO
Memory	Four 240-pin DDR2 DIMM sockets support four single-channel or dual-channel 2.0 GB 667 MHz or 800 MHz DDR2 DIMMs
Super I/O	ITE IT8718F Rev. G
Display	Analog VGA display through external DB-15 connector
BIOS	AMI BIOS label SPI EEPROM 8.0 MB

Audio	10-pin header 7.1 channel HD audio kit with RealTek ALC883 codec and dual audio streams supported
LAN	One PCIe x1 Intel® 82573L (MAC and PHY) GbE controller
COM	Two RS-232 serial ports through onboard pin-headers
USB2.0	Twelve USB 2.0 devices supported: ▪ Six by onboard pin-headers ▪ Two by external connectors ▪ Four through the backplane
SATA	Six SATA 3Gb/s drives supported
SATA RAID Levels	RAID 0, RAID 1, RAID 5 and RAID 10
Keyboard/mouse	By pin-header through the ITE IT8718F super I/O
Digital I/O	One16-bit digital input/output connector; 8-bit input/8-bit output through the ITE IT8718F super I/O
Watchdog Timer	Software programmable 1-255 sec. through the ITE IT8718F super I/O
Infrared	One IrDA connector through the ITE IT8718F super I/O. Supports: ▪ Serial Infrared (SIR) ▪ Amplitude Shift Keyed IR (ASKIR)
Power Supply	**Onboard:** 4-pin 12V ATX power connector **Backplane:** 24-pin ATX power on PICMG 1.3 backplane
TPM	Supports TPM v1.2 with 20-pin onboard pin-header
Fan Connector	Three pin system fan pin-header Four pin CPU fan pin-header
Buzzer	Yes

Power Consumption	3.3V@3A, 5V@5.1A, +12V@4.23A and 5VSB@0.28A (2.66 GHz E6700 Intel® Core™2 Duo CPU with a 1066MHz FSB and four 2.0 GB, 667 MHz DDR2 DIMM running 2Dmark® 2001 SE 330)
Temperature	0ºC – 60ºC (32ºF - 140ºF)
Humidity (operating)	5%~95% non-condensing
Dimensions (LxW)	338.58mm x 126.39mm
Weight (GW)	1.1Kg

Table 1-1: Technical Specifications

Chapter

2

Detailed Specifications

2.1 Dimensions

2.1.1 Board Dimensions

The dimensions of the board are listed below:

- **Length**: 338.58mm
- **Width**: 126.39mm

Figure 2-1: PCIE-Q350 Dimensions (mm)

2.1.2 External Interface Panel Dimensions

External peripheral interface connector panel dimensions are shown in **Figure 2-2**.

Figure 2-2: External Interface Panel Dimensions (mm)

2.2 Data Flow

Figure 2-3 shows the data flow between the two on-board chipsets and other components installed on the motherboard and described in the following sections of this chapter.

Figure 2-3: Data Flow Block Diagram

2.3 Compatible Processors

2.3.1 Supported Processors Overview

The PCIE-Q350 supports the following Intel® LGA775 processors

- Intel® Core™2 Quad (Yorkfield)
- Intel® Core™2 Duo (Wolfdale)
- Intel® Core™2 Duo (Conroe-2M)
- Intel® Celeron (Conroe L)

2.3.2 Supported Intel® Core™2 Quad (Yorkfield) Processors

The Yorkfield core Intel® Core™2 Quad CPU is a 45nm LGA775 processor.

NOTE:

As of the date of writing this manual (August, 2007), Intel® has not released Intel® Core™2 Quad (Yorkfield) processor numbers that are supported by the Intel® Northbridge. As soon as processor numbers are released, the manual will be updated.

For further details about supported Intel® Core™2 Quad (Yorkfield) processors, please contact Intel® directly.

2.3.3 Supported Intel® Core™2 Duo (Wolfdale) Processors

The Wolfdale core Intel® Core™2 Duo CPU is a 45nm LGA775 processor.

NOTE:

As of the date of writing this manual (August, 2007), Intel® has not released Wolfdale core Intel® Core™2 Duo processor numbers that are supported by the Intel® Q35 Northbridge. As soon as processor numbers are released, the manual will be updated.

For further details about supported Intel® Core™2 Duo (Yorkfield) processors, please contact Intel® directly.

2.3.4 Supported Intel® Core™2 Duo (Conroe-2M) Processors

Table 2-1 lists the Conroe-2M core Intel® Core™2 Duo processors supported on the PCIE-Q350. All the processors in Table 2-1 are 65nm LGA775 processors with the following features:

- Enhanced Halt State (C1E)
- Enhance Intel® Speedstep® Technology
- Execute Disable Bit
- Intel® EM64T
- Intel® Thermal Monitor 2
- Intel® Virtualization Technology (**Only on E6400**)
- Intel® Dual Core Technology

Processor #	CPU Speed	FSB Speed	Cache Size
E6400	2.13 GHz	1066 MHz	2 MB
E4300	1.80 GHz	800 MHz	2 MB

Table 2-1: Supported Intel® Core™2 Duo (Conroe) Processors

2.3.5 Supported Intel® Celeron® (Conroe L) Processors

Table 2-1 lists the Conroe L core Intel® Celeron® processors supported on the PCIE-Q350. All the processors in Table 2-1 are 65nm LGA775 processors with the following features:

- Execute Disable Bit

Processor #	CPU Speed	FSB Speed	Cache Size
440	1.86 GHz	533 MHz	1 MB

Table 2-2: Supported Intel® Celeron® Processor

2.4 Intel® Q35 Northbridge Chipset

2.4.1 Intel® Q35 Northbridge Chipset

The Intel® Q35 Northbridge chipset is an advanced Graphics and Memory Controller Hub (GMCH) that supports a range of Intel® processors including 45nm Wolfdale dual core and Yorkfield quad core and 65nm Conroe core processors. The Intel® Q35 Northbridge supports 1333 MHz, 1066 MHz, or 800 MHz FSB and up to 8.0 GB of 667 MHz or 800 MHz DDR2 SDRAM. The Intel® Q35 Northbridge is interfaced to an Intel® ICH9DO Southbridge chipset through a Direct Media Interface (DMI) communications link.

2.4.2 Intel® Q35 Front Side Bus (FSB) Support

The Intel® Q35 Northbridge supports processors with the following FSB speeds:

- 800 MHz
- 1066 MHz
- 1333 MHz

The LGA775 socket, Intel® Q35 Northbridge and the FSB are shown in **Figure 2-4**.

Figure 2-4: Front Side Bus (FSB)

2.4.3 Intel® Q35 Memory Controller

The memory controller on the Intel® Q35 Northbridge can support up to 8.0 GB of DDR2 SDRAM. Four DDR2 SDRAM DIMM sockets on the PCIE-Q350 are interfaced to the Intel® Q35 Northbridge memory controller. The DDR2 sockets are shown in **Figure 2-5.**

Figure 2-5: DDR2 DIMM Sockets

> ⚠️ **CAUTION:**
>
> If more than one DDR2 DIMM is being installed in the system, please purchase two DIMM that have the same capacity and operating frequency.

Each DIMM socket can support DIMMs with the following specifications:

- DDR2 only
- Un-buffered only
- 667 MHz or 800 MHz
- 2.0 GB maximum capacity per DIMM (8.0 GB supported with four DIMM)
- Memory bandwidth:
  - 6.4 GBps in single-channel or dual-channel asymmetric mode
  - 12.8 GBps in dual-channel interleaved mode assuming DDR2 800MHz

2.4.4 Intel® Q35 PCIe x16 Interface

The Intel® Q35 PCIe bus is compliant with the PCI Express 1.1a Specifications has the following PCIe lanes:

- One PCIe x16 graphics interface
- PCIe frequency of 1.25 GHz (2.5 Gbps in each direction)

For further details on the PCIe interfaces, please refer to **Section 2.6.2** on **page 26**.

2.4.5 Intel® Q35 Graphics and Display Features

NOTE:

The Intel® Q35 Graphics and Display Features can be configured in the Northbridge BIOS configuration screen. Please refer to **Section 6.7.1** on **page 127**.

The Intel® Q35 GMCH integrated graphics device (IGD) has 3D, 2D and video capabilities. The Unified Memory Architecture (UMA) uses up to 256 MB of Dynamic Video Memory Technology (DVMT) for graphics memory. External graphics accelerators on the PCIe graphics (PEG) port are supported but cannot work simultaneously with the IGD.

2.4.6 Intel® Q35 SDVO and Analog Display Features

The Intel® Q35 GMCH provides access to:

- A progressive scan analog monitor
- An SDVO monitor

2.4.6.1 Intel® Q35 SDVO Capabilities

A Serial Digital Video Output (SDVO) communications bus is multiplexed to eight of the sixteen PCIe ports on the Intel® Q35. The SDVO interface provides 1.0 MHz point-to-point connectivity between the Intel® Q35 and an SDVO device. The PCIE-Q350 supports a single SDVO device on a compatible IEI backplane. The SDVO device is installed in the PCIe x16 expansion slot and the SDVO function enabled by connecting a 3-pin SDVO control connector on the PCIE-Q350 to a corresponding control connector on the IEI backplane. The SDVO control connector on the PCIE-Q350 is shown in **Figure 2-6**.

Figure 2-6: SDVO Connector

Some of the capabilities of the Intel® Q35 SDVO port are listed below:

- Multiplexed with the PCIe x16 graphics port signals

- Drives pixel clocks up to 270 MHz

- Supports a single-channel SDVO device.

- Digital display channels can drive a variety of SDVO devices including

  o TMDS

  o TV-Out

- Only works with the IGD

- 3x3 Built In full panel scalar

- 180 degree Hardware screen rotation

- 270 MHz dot clock on each 12-bit interface

- Supports flat panels up to 2048 x 1536 @ 60 Hz or digital CRT/HDTV at 1920 x1080 @ 85 Hz

- Supports Hot-Plug and Display

- Supports TMDS transmitters or TV-out encoders

- ADD2/Media Expansion card that use the PCIe graphics x16 connector

2.4.6.2 Intel® Q35 Analog Display Capabilities

A single external female DB-15 (VGA) connector interfaces an analog display to an analog CRT port on the Intel® Q35 GMCH. The VGA connector is shown in **Figure 2-7**.

Figure 2-7: VGA Connector

Some of the capabilities of the Intel® Q35 analog CRT port are listed below:

- 400 MHz Integrated 24-bit RAMDAC
- Up to 2048x1536 @ 75 Hz refresh
- Hardware Color Cursor Support
- DDC2B Compliant Interface

2.4.7 Intel® Q35 Direct Media Interface (DMI)

The Direct Media Interface (DMI) is the communication bus between the Intel® Q35 GMCH and the ICH9DO I/O controller hub (ICH). The DMI is a high-speed interface that integrates advanced priority-based servicing and allows for concurrent traffic and true isochronous transfer capabilities. The DMI is shown in **Figure 2-8**.

Figure 2-8: DMI Chip-to-Chip Connection

Some of the features of the DMI include:

- 2.0 GBps point-to-point DMI to ICH9DO (1.0 GBps in each direction)
- 100 MHz reference clock (shared with PCI Express* Graphics Attach)
- 32-bit downstream addressing
- APIC and MSI interrupt messaging support
- Message Signaled Interrupt (MSI) messages
- SMI, SCI and SERR error indication

2.5 Intel® ICH9DO Southbridge Chipset

2.5.1 Intel® ICH9DO Overview

Intel® ICH9DO Southbridge is an advanced I/O controller hub (ICH) connected to the Intel® Q35 Northbridge through a DMI connection. The Intel® ICH9DO has six PCIe x1 ports, supports up to twelve USB 2.0 devices, six SATA 3Gb/s drives with Intel® Matrix Storage Technology (ACHI, RAID 0, RAID 1, RAID 5 or RAID 10), and comes with an integrated GbE controller that is interfaced to an external RJ-45 connector. A High-Definition audio (HDA) controller can be connected to an HDA codec on an optional audio kit. Four PCI Masters provide PCI expansion capabilities on a compatible PICMG 1.3 backplane.

2.5.2 Intel® ICH9DO Features

The ICH9DO Southbridge chipset on the PCIE-Q350 has the features listed below.

- Complies with PCI Express Base Specification, Revision 11
- Complies with PCI Local Bus Specification, Revision 2.3 and supports 33MHz PCI operations
- Supports ACPI Power Management Logic
- Contains:
  - Enhanced DMA controller
  - Interrupt controller
  - Timer functions
- Integrated SATA host controller with DMA operations on six ports with data transfer rates up to 1.5 Gbps

- Supports twelve USB 2.0 devices with six UHCI controllers and two EHCI controller
- Complies with System Management Bus (SMBus) Specification, Version 2.0
- Supports Intel® High Definition Audio
- Supports Intel® Matrix storage technology
- Contains Low Pin Count (LPC) interface
- Supports Firmware Hub (FWH) interface
- Serial Peripheral Interface (SPI) for Serial and Shared Flash
- Intel® Quiet System technology

2.5.3 Intel® ICH9DO High Definition Audio Implementation

![NOTE icon] **NOTE:**

The IEI® AC-KIT-888HD HDA audio kit is optional. If an IEI® AC-KIT-888HD HDA audio kit is required please contact the vendor or reseller the PCIE-Q350 was purchased from or contact and IEI® sales representative directly by sending an email to sales@iei.com.tw.

A RealTek ALC888 7.1+2 channel High Definition Audio (HDA) codec on an optional IEI® AC-KIT-888HD HDA audio kit is connected to a 10-pin onboard audio connector that is interfaced through the Intel® High Definition Audio serial link to the HDA controller integrated on the Intel® ICH9DO. The audio connector is shown in **Figure 2-9**.

Figure 2-9: Audio Connector

NOTE:

If an HDA audio kit is going to be installed on the backplane, the HDA controller must be enabled in the BIOS settings. To enable the HDA controller please refer to **Section 6.7.2** (the

South Bridge Configuration menu) on **page 129**.

The ALC888 codec provides 10 DAC channels that simultaneously support 7.1 sound playback, plus two channels of independent stereo sound output (multiple streaming) through the front panel stereo output. Flexible mixing, mute, and fine gain control functions provide a complete integrated audio solution for home entertainment PCs. For more information please refer to the IEI® AC-KIT-888HD HDA audio kit user manual (AC-KIT-888HD_UMN_v1.0).

2.5.4 Intel® ICH9DO Low Pin Count (LPC) Interface

The ICH9DO LPC interface complies with the LPC 1.1 specifications. The LPC bus from the ICH9DO is connected to the following components:

- BIOS chipset
- Super I/O chipset
- Trusted Platform Module (TPM) connector

2.5.5 Intel® ICH9DO PCI Interface

The PCI interface on the ICH9DO is compliant with the PCI Revision 2.3 implementation. Some of the features of the PCI interface are listed below.

- PCI Revision 2.3 compliant
- 33MHz
- 5V tolerant PCI signals (except PME#)
- Integrated PCI arbiter supports up to four PCI bus masters

The PCI bus masters are interfaced to the following onboard components:

- ▪ Two backplane PCI channels
- ▪ One IT8209 PCI bridge

The bus masters interfaced to the two backplane PCI channels and the two PCI channels that come from the PCI bridge are all interfaced to the PCI edge connector on the bottom of the PCIE-Q350 as specified by the PICMG 1.3 form factor.

2.5.6 Intel® ICH9DO PCIe x1 Bus

The Intel® ICH9DO Southbridge chipset has six PCIe x1 lanes. The four PCIe lanes are interfaced through a PCIe edge connector at the bottom of the CPU card through a compatible half-size backplane to either four PCIe x1 expansion cards or one PCIe x4 expansion card on.

One of the remaining PCIe x1 lanes is connected to an Intel® 82573L GbE controller.

For more detailed information, please refer to **Section 2.6.3**.

2.5.7 Intel® ICH9DO Real Time Clock

256 bytes of battery backed RAM is provided by the Motorola MC146818B real time clock (RTC) integrated into the ICH9DO. The RTC operates on a 3V battery and 32.768KHz crystal. The RTC keeps track of the time and stores system data even when the system is turned off.

2.5.8 Intel® ICH9DO SATA Controller

NOTE:

That SATA drive mode is set in the BIOS. Please refer to the **Section 6.3.2** on **IDE Configuration** on **page 98** and **Section 6.3.5.2** on **AHCI Configuration** on **page 110**.

The ICH9DO SATA supports three modes of operation:

- ▪ *Native IDE enabled operating system*: Two controllers enable all six ports on the bus. Controller 1 supports Port 0, Port 1, Port 2 and Port 3. Controller 2 supports Ports 4 and Port 5.
- ▪ *Legacy operating system is used*: One controller is enabled and only supports Port 0, Port 1, Port 2 and Port 3.
- ▪ *AHCI or RAID mode*: One controller supports all six ports including, Port 0, Port 1, Port 2, Port 3, Port 4 and Port 5.

In the AHCI or RAID mode, 3.0 Gbps data transfer speeds are supported. The SATA drive connectors are shown in **Figure 2-10**.

Figure 2-10: SATA Drive Connectors

2.5.9 Intel® ICH9DO Serial Peripheral Interface (SPI) BIOS

The 4-pin SPI is connected to an SPI BIOS chip. A licensed copy of AMI BIOS is preinstalled on the SPI BIOS chip. A master-slave protocol is used for communication on the SPI bus. The slave is connected to the Intel® ICH9DO Southbridge and is implemented as a tri-state bus.

2.5.10 Intel® ICH9DO USB Controller

2.5.10.1 Intel® ICH9DO USB Controller Overview

The ICH9DO comprises six full/low speed USB controllers that support the standard Universal Host Controller Interface (UHCI) Revision 1.1. Each controller supports two USB devices ensuring up to twelve USB 1.1 devices can be connected to the PCIE-Q350.

The ICH9DO also comprises two high-speed Enhanced Host Controller Interface (EHCI) controllers. Each EHCI controller supports six USB 2.0 devices ensuring twelve USB 2.0 devices can be connected to the PCIE-Q350. EHCI controllers facilitate data transfer speeds of 480 Mbps

Port routing logic on the ICH9DO determines whether a UHCI or an EHCI controller controls a USB port.

2.5.10.2 PCIE-Q350 USB Implementation

Only eight of the Intel® ICH9DO USB ports are implemented on the PCIE-Q350. Two USB ports (USB Port 1 and USB Port 2) are connected to two external connectors and six USB ports (USB Port 3 to USB Port 8) are connected to three 8-pin onboard pin-headers. See **Figure 2-11**.

Figure 2-11: Onboard USB Implementation

2.5.10.3 Backplane USB Implementation

The remaining four Intel® ICH9DO USB ports (USB Port 9 to USB Port 8) are interfaced to the backplane through the USB edge connector on the bottom of the CPU card. See **Figure 2-12**. These four remaining USB ports are implemented through connectors on the backplane.

Figure 2-12: USB Edge Connector

2.6 PCIE-Q350 PCIe Bus Components

2.6.1 PCIe Bus Overview

The PCIE-Q350 has one PCIe x16 channel from the Intel® Q35 Northbridge and six PCIe x1 lanes from the Intel® ICH9DO Southbridge. The PCIe bus lanes are interfaced to the following devices.

- One PCIe x16 lane is connected to one PCIe x16 graphics card on a compatible backplane
- Four PCIe x1 lanes are connected to four PCIe x1 expansion cards on a compatible backplane
- One PCIe x1 lanes is connected to the Intel® PCIe GbE connector

2.6.2 PCIe x16 Expansion

The Intel® Q35 Northbridge chipset has one PCIe x16 port reserved for a PCIe x16 graphics card. The PCIe x16 lane is interfaced to a PCIe x16 slot on a compatible backplane through two separate edge connectors on the bottom of the CPU card. The PCIe x16 graphics card is then installed on the PCIe x16 slot on the backplane. The PCIe x16 edge connector is shown in **Figure 2-13**.

Figure 2-13: PCIe x16 Edge Connector

2.6.3 PCIe x1 Expansion

Four of the six PCIe x1 expansion channels on the PCIE-Q350 are interfaced to four PCIe x1 connectors on a backplane through an edge connector on the bottom of the CPU card. The PCIe x1 edge connector is shown in **Figure 2-14**.

Figure 2-14: PCIe x1 Edge Connector (Four Lanes)

2.6.4 Intel® 82573L PCIe GbE Controller

An RJ-45 Ethernet LAN connector is interfaced directly to an Intel® 82573L PCIe GbE controller. The Intel® 82573L PCIe GbE controller is a compact, single-port integrated physical layer (PHY) device with its own Memory Access Controller (MAC) and interfaced to the Intel® ICH9DO Southbridge through a PCIe x1 lane. The Intel® 82573L GbE controllers is shown in **Figure 2-15** below.

Figure 2-15: Intel® 82573L PCIe GbE Controller

Some of the features of the Intel® 82573L are listed below:

- 2 Gbps peak bandwidth per direction

- PCI Express Rev 1.0a specification

- High bandwidth density per pin

- Wide,pipelined internal data path architecture

- Optimized transmit (Tx) and receive (Rx) queues

- 32 KB configurable Rx and Tx first-in/first-out (FIFO)

- IEEE 802.3x*-compliant flow-control support with software controllable pause times and threshold values

- Programmable host memory Rx buffers (256 B-16 KB)

- Descriptor ring management hardware for Tx and Rx

- Mechanism for reducing interrupts from Tx/Rx operations

- Integrated PHY for 10/100/1000 Mbps (full- and half-duplex)

- IEEE 802.3ab* auto-negotiation support

- IEEE 802.3ab PHY compliance and compatibility

- Tx/Rx IP,TCP,and UDP checksum offloading

- Tx TCP segmentation

- IEEE 802.1q* Virtual Local Area Network (VLAN) support with VLAN tag insertion, stripping, and packet filtering for up to 4096 VLAN tags

- Boot ROM Preboot eXecution Environment (PXE) Flash interface support

- SDG 3.0,WfM 3.0 and PC2001 compliant

- Wake on LAN support

2.7 PCI Bus Components

2.7.1 PCI Bus Overview

The PCI bus is connected to the components listed below:

- IT8209R PCI arbiter
- PCI edge connector

The PCI bus complies with PCI Local Bus Specification, Revision 2.3 and supports 33MHz PCI operations.

2.7.2 ITE IT8209 PCI Arbiter

One of the Intel® ICH9DO Southbridge PCI lanes is connected to an ITE IT8209 PCI arbiter. One set of SYSGNT# and SYSREQ# on the ITE IT8209 supports three PCI Masters thereby enabling the PCIE-Q350 to support an additional two PCI Masters. The ITE IT8209 PCI arbiter is shown in **Figure 2-16** below.

Figure 2-16: PCI Arbiter

One of the PCI masters on the ITE IT8209 PCI arbiter is connected to the Intel® ICH9DO Southbridge. The remaining two are connected to the PCI edge connector to facilitate PCI expansion on the backplane. Some of the features of the ITE IT8209 PCI arbiter are listed below:

- Extended PCI Arbiter
- Input PCI Clock

- Clock Buffer

2.7.3 PCI Interface Edge Connector

The PCI interface edge connector is connected to two PCI Masters on the ICH9DO Southbridge and to two PCI masters on the ITE IT8209 PCI arbiter. The PCI bus edge connector on the PCIE-Q350 is interfaced to the PCI bus on the backplane thereby connecting the PCI backplane expansion boards to the Intel® ICH9DO Southbridge. The PCI bus edge connector is shown in **Figure 2-17**.

Figure 2-17: PCI Edge Connector

The PCI is interfaced to four standard PCI expansion cards a compatible PICMG 1.3 backplane.

2.8 LPC Bus Components

2.8.1 LPC Bus Overview

The LPC bus is connected to components listed below:

- TPM module connector
- Super I/O chipset

2.8.2 TPM Module

A TPM connector on the PCIE-Q350 is interfaced to the Intel® ICH9DO Southbridge through the LPC bus. The TPM connector is shown in **Figure 2-18** below.

Figure 2-18: TPM Connector

The Intel® ICH9DO Southbridge supports TPM version 1.1 and TPM version 1.2 devices for enhanced security. Three TPM are available from IEI. The three IEI TPM are listed below:

- Infineon TPM module
- Sinosun TPM module
- Winbond TPM module

For more information about these modules please refer to Chapter 3 or contact the PCIE-Q350 reseller or vendor. Alternatively, please contact IEI at sales@iei.com.tw.

2.8.3 Super I/O Chipset

The ITE IT8718F Super I/O chipset is connected to the Intel® ICH9DO Southbridge through the LPC bus. ITE IT8718F Super I/O chipset is shown in **Figure 2-19** below.

Figure 2-19: ITE IT8718F Super I/O

The ITE IT8718F is an LPC interface-based Super I/O device that comes with an integrated Environment Controller. Some of the features of the iTE IT8718F chipset are listed below:

- PC98/99/2001, ACPI and LANDesk Compliant
- Enhanced Hardware Monitor
- Fan Speed Controller
- Multi curve for one fan control
- Multi sensor for one fan control
- Single +5V Power Supply
- Two 16C550 UARTs for serial port control
- Keyboard Controller
- 48 General Purpose I/O Pins
- Watchdog Timer
- Serial IRQ Support
- SmartGuardian Controller
- ITE automatic power-failure resume and power button debounce

Some of the Super I/O features are described in more detail below:

2.8.3.1 Super I/O LPC Interface

The LPC interface on the Super I/O complies with the Low Pin Count Specification Rev. 1.0. The LPC interface supports both LDRQ# and SERIRQ protocols as well as PCI PME# interfaces.

2.8.3.2 Super I/O 16C550 UARTs

The onboard Super I/O has two integrated 16C550 UARTs that can support the following:

- Two standard serial ports (COM1 and COM2)
- IrDa 1.0 and ASKIR protocols

2.8.3.3 Super I/O Enhanced Hardware Monitor

The Super I/O Enhanced Hardware Monitor monitors three thermal inputs, VBAT internally, and eight voltage monitor inputs. These hardware parameters are reported in the BIOS and can be read from the BIOS Hardware Health Configuration menu.

2.8.3.4 Super I/O Fan Speed Controller

The Super I/O fan speed controller enables the system to monitor the speed of the fan. One of the pins on the fan connector is reserved for fan speed detection and interfaced to the fan speed controller on the Super I/O. The fan speed is then reported in the BIOS.

2.8.3.5 Super I/O Keyboard and Mouse Controller

The Super I/O keyboard and mouse controller is compatible with the following specifications.

- 8042 compatible
- Asynchronous access to two data registers and one status register
- Compatible with 8042 software
- PS/2 mouse supported
- Port 92 supported
- Interrupt and polling modes supported
- Fast Gate A20 and Hardware Keyboard Reset
- 8-bit timer/counter

The keyboard and mouse controller controller is interfaced to a keyboard and mouse connected to the backplane through the board-to-board connectors.

2.8.3.6 Super I/O GPIO Ports

The Super I/O has 48 programmable GPIO ports of which 16 are implemented on the PCIE-Q350. The GPIO connector has 16 programmable bits, 8-bit input and 8-bit output.

2.8.3.7 Super I/O Infrared

The Super I/O has dedicated infrared (IrDA) pins that are interfaced to an IrDA connector. The IrDA connector is compatible with the following standards:

- ASKIR
- SIR

2.8.4 Super I/O Watchdog Timer

The super I/O wathdog timer has a maximum time resolution of 1 minute or 1 second with a maximum or either 65,535 minutes or 65,535 seconds.

2.9 Environmental and Power Specifications

2.9.1 System Monitoring

Three thermal inputs on the PCIE-Q350 Super I/O Enhanced Hardware Monitor monitor the following temperatures:

- CPU Temperature
- System Temperature

Five voltage inputs on the PCIE-Q350 Super I/O Enhanced Hardware Monitor monitors the following voltages:

- CPU Core
- +1.80V
- +3.30V
- +12.0V
- 5VSB
- VBAT

The PCIE-Q350 Super I/O Enhanced Hardware Monitor also monitors the following fan speeds:

- Fan Speed1 (CPU Fan)
- Fan Speed2 (System Fan)

The values for the above environmental parameters are all recorded in the BIOS Hardware Health Configuration menu.

2.9.2 Operating Temperature and Temperature Control

The maximum and minimum operating temperatures for the PCIE-Q350 are listed below.

- Minimum Operating Temperature: 0ºC (32°F)

▪ Maximum Operating Temperature: 60°C (140°F)

A cooling fan and heat sink must be installed on the CPU. Thermal paste must be smeared on the lower side of the heat sink before it is mounted on the CPU. Heat sinks are also mounted on the Northbridge and Southbridge chipsets to ensure the operating temperature of these chips remain low.

2.9.3 Power Consumption

Table 2-3 shows the power consumption parameters for the PCIE-Q350 running 3D Mark® 2001 SE330 with a 2.66 GHz E6700 Intel® Core™2 Duo processor with a 1066 MHz FSB and four 2.0GB 667MHz DDR2 DIMMs.

Voltage	Current
+3.3V	3.0A
+5.0V	5.1A
+12V	4.23A
5Vsb	0.28A

Table 2-3: Power Consumption

2.10 Expansion Options

2.10.1 Expansion Options Overview

A number of compatible IEI Technology Corp. PICMG 1.3 backplanes and chassis can be used to develop and expanded system. These backplanes and chassis are listed below.

2.10.2 IEI Expansion PICMG 1.3 Backplanes

The backplanes listed in **Table 2-4** are compatible with the PCIE-Q350 and can be used to develop highly integrated industrial applications. All of the backplanes listed below have 24-pin ATX connector and a 4-pin ATX connector. For more information about these backplanes please consult the IEI catalog or contact your vendor, reseller or the IEI sales team at sales@iei.com.tw.

Model	Total Slots	System	Expansion Slots				System Type
			PCIe			PCI	
			x16	x4	x1		
PE-4S2	4	One	1	-	-	2	Single
PE-4S3	4	One	1	-	2	-	Single
PE-5S2	5	One	1	-	3	-	Single
PE-6S-R20	6	One	1	-	-	3	Single
PE-6S3	6	One	1	-	3	1	Single
PE-6SD	5	One	1	-	3	-	Single
PE-6SD2	5	One	1	-	2	1	Single
PE-7S	7	One	1	-	2	3	Single
PE-7S2	7	One	1	-	4	1	Single
PE-8S	8	One	1	-	3	3	Single
PE-9S	9	One	1	-	4	3	Single
PE-10S-R20	10	One	1	-	4	4	Single
PE-10S2	10	One	1	-	4	4	Single
PXE-13S	13	One	1	-	3	8	Single
PXE-19S	19	One	1	-	1	16	Single

Table 2-4: Compatible IEI PICMG 1.3 Backplanes

2.10.3 IEI Chassis

IEI chassis available for PCIE-Q350 system development are listed in **Table 2-5**.

For more information about these chassis please consult the IEI catalog or contact your vendor, reseller or the IEI sales team at sales@iei.com.tw.

Model	Slot SBC	Mounting	Max Slots	Backplanes
PAC-42GF-R20	Full-size	Wall	4	PE-4S PE-4S2 PE-4S3
PACO-504F	Full-size	Wall	4	PE-4S PE-4S2 PE-4S3
PAC-106G-R20	Full-size	Wall	6	PE-5S

Model	Slot SBC	Mounting	Max Slots	Backplanes
				PE-5S2
				PE-6S2
				PE-6S3
PAC-107G-R20	Full-size	Wall	6	PE-5S
				PE-5S2
				PE-6S2
				PE-6S3
RACK-500G-R20	Full-size (4U)	Rack	5	PE-5S
				PE-5S2
RACK-305G-R20	Full-size (4U)	Rack	14	PE-6S-R20
				PE-10S-R20
				PE-10S2
				PXE-13S
				PXE-19S
RACK-360G-R20	Full-size (4U)	Rack	14	PE-6S-R20
				PE-10S-R20
				PE-10S2
				PXE-13S
RACK-814G-R20	Full-size (4U)	Rack	14	PE-6S-R20
				PE-10S-R20
				PE-10S2
				PXE-13S
RACK-3000G-R20	Full-size (4U)	Rack	14	PE-6S-R20
				PE-10S-R20
				PE-10S2
				PXE-13S
				PXE-19S
PAC-1700G-R20	Full-size	Wall	7	PE-6S-R20
				PE-7S
				PE-7S2
PAC-125G-R20	Full-size	Wall	10	PE-6S-R20
				PE-8S
PAC-1000G-R20	Full-size	Wall	6	PE-6S2

Model	Slot SBC	Mounting	Max Slots	Backplanes
				PE-6S3
PACO-506F	Full-size	Wall	6	PE-6S2 PE-6S3
RACK-221G	Full-size (2U)	Rack	6	PE-6SD PE-6SD2
RACK-2100G	Full-size (2U)	Rack	6	PE-6SD PE-6SD2

Table 2-5: Compatible IEI Chassis

Chapter

3

Unpacking

3.1 Anti-static Precautions

⚠️ **WARNING:**

Failure to take ESD precautions during the installation of the PCIE-Q350 may result in permanent damage to the PCIE-Q350 and severe injury to the user.

Electrostatic discharge (ESD) can cause serious damage to electronic components, including the PCIE-Q350. Dry climates are especially susceptible to ESD. It is therefore critical that whenever the PCIE-Q350, or any other electrical component is handled, the following anti-static precautions are strictly adhered to.

- *Wear an anti-static wristband*: - Wearing a simple anti-static wristband can help to prevent ESD from damaging the board.
- *Self-grounding*:- Before handling the board touch any grounded conducting material. During the time the board is handled, frequently touch any conducting materials that are connected to the ground.
- *Use an anti-static pad*: When configuring the PCIE-Q350, place it on an antic-static pad. This reduces the possibility of ESD damaging the PCIE-Q350.
- *Only handle the edges of the PCB*:-: When handling the PCB, hold the PCB by the edges.

3.2 Unpacking

3.2.1 Unpacking Precautions

When the PCIE-Q350 is unpacked, please do the following:

- Follow the anti-static precautions outlined in Section 3.1.
- Make sure the packing box is facing upwards so the PCIE-Q350 does not fall out of the box.
- Make sure all the components shown in Section 3.3 are present.

3.3 Unpacking Checklist

  NOTE:

If some of the components listed in the checklist below are missing, please do not proceed with the installation. Contact the IEI reseller or vendor you purchased the PCIE-Q350 from or contact an IEI sales representative directly. To contact an IEI sales representative, please send an email to sales@iei.com.tw.

3.3.1 Package Contents

The PCIE-Q350 is shipped with the following components:

Quantity	Item and Part Number	Image
1	PCIE-Q350 CPU Card	
1	Dual RS-232 cable (**P/N**: 19800-000051-RS)	
6	SATA cables (**P/N**: 32801-000703-200-RS)	

3	SATA power cables (**P/N**: 32102-000100-200-RS)	
1	Dual USB cable (w bracket) (**P/N:** 19800-003100-200-RS)	
1	Mini jumper Pack	
1	Quick Installation Guide	
1	Utility CD	

Table 3-1: Package List Contents

3.4 Optional Items

Audio kit_ 7.1 Channel (**P/N**: AC-KIT-888HD-R10)	
KB/MS cable (**P/N**: 19800-000075-RS)	

CPU cooling kit (**P/N**: CF-520-RS-R11)	
CPU cooling kit (**P/N**: CF-775A-RS)	
Infineon TPM module (**P/N**: TPM-IN01-R10)	

Table 3-2: Package List Contents

Chapter

4

Connector Pinouts

4.1 Peripheral Interface Connectors

Section **4.1.2** shows peripheral interface connector locations. **Section 4.1.2** lists all the peripheral interface connectors seen in **Section 4.1.2**.

4.1.1 PCIE-Q350 Layout

Figure 4-1 shows the on-board peripheral connectors, rear panel peripheral connectors and on-board jumpers.

Figure 4-1: Connector and Jumper Locations

4.1.2 Peripheral Interface Connectors

Table 4-1 shows a list of the peripheral interface connectors on the PCIE-Q350. Detailed descriptions of these connectors can be found below.

Connector	Type	Label
ATX power connector	4-pin ATX connector	CPU12V1
Audio connector	10-pin header	AUDIO1
Cooling fan connector, CPU	4-pin wafer	CPU_FAN1
Cooling fan connector, System	3-pin wafer	SYS_FAN1
Digital input/output connector	18-pin header	DIO1
Front panel connector	14-pin header	F_PANEL1

Infrared (IrDA) connector	5-pin header	IR1
Keyboard and mouse connector	6-pin wafer	MS/KB1
SDVO connector	3-pin header	SDVO1
Serial ATA drive connector	7-pin SATA	SATA1
Serial ATA drive connector	7-pin SATA	SATA2
Serial ATA drive connector	7-pin SATA	SATA3
Serial ATA drive connector	7-pin SATA	SATA4
Serial ATA drive connector	7-pin SATA	SATA5
Serial ATA drive connector	7-pin SATA	SATA6
Serial port connector (COM1)	10-pin box header	COM1
Serial port connector (COM2)	10-pin box header	COM2
TPM connector	20-pin header	TPM1
USB connector	8-pin header	USB1
USB connector	8-pin header	USB2
USB connector	8-pin header	USB3

Table 4-1: Peripheral Interface Connectors

4.1.3 External Interface Panel Connectors

Table 4-2 lists the rear panel connectors on the PCIE-Q350. Detailed descriptions of these connectors can be found in **Section 4.3** on **page 60**.

Connector	Type	Label
Ethernet connector	RJ-45	LAN1
USB connector	USB port	USB_1
USB connector	USB port	USB_2

VGA connector	Female DB-15	VGA1

Table 4-2: Rear Panel Connectors

4.2 Internal Peripheral Connectors

Internal peripheral connectors are found on the motherboard and are only accessible when the motherboard is outside of the chassis. This section has complete descriptions of all the internal, peripheral connectors on the PCIE-Q350.

4.2.1 ATX Power Connector

CN Label:	CPU12V1
CN Type:	4-pin ATX power connector (1x4)
CN Location:	See Figure 4-2
CN Pinouts:	See Table 4-3

The 4-pin ATX power connector is connected to an ATX power supply and powers the CPU.

Figure 4-2: ATX Power Connector Location

PIN NO.	DESCRIPTION
1	GND
2	GND
3	+12V

4	+12V

Table 4-3: AT Power Connector Pinouts

4.2.2 Audio Connector

CN Label:	AUDIO1
CN Type:	9-pin header (2x5)
CN Location:	See Figure 4-3
CN Pinouts:	See Table 4-4

NOTE:

The IEI® AC-KIT-888HD HDA audio kit is optional. If an IEI® AC-KIT-888HD HDA audio kit is required please contact the vendor or reseller the PCIE-Q350 was purchased from or contact and IEI® sales representative directly by sending an email to sales@iei.com.tw.

The 9-pin audio connector is interfaced on the one side to the high-definition audio (HDA) controller on the Intel® ICH9DO Southbridge and to an external HDA codec.

NOTE:

If an HDA audio kit is going to be installed on the backplane, the HDA controller must be enabled in the BIOS settings. To enable the HDA controller please refer to **Section 6.7.2** (the

South Bridge Configuration menu) on **page 129**.

Figure 4-3: Audio Connector Location

PIN NO.	DESCRIPTION	PIN NO.	DESCRIPTION
1	SYNC	2	BITCLK
3	SDOUT	4	PCBEEP
5	SDIN	6	RST#
7	VCC	8	GND
9	+12V	10	N/C

Table 4-4: Audio Connector Pinouts

4.2.3 Digital Input/Output (DIO) Connector

CN Label:	DIO1
CN Type:	18-pin header (2x9)
CN Location:	See Figure 4-4
CN Pinouts:	See Table 4-5

The digital input/output connector is managed through a Super I/O chip. The DIO connector pins are user programmable. To see details on how to program the DIO chip, please refer to **Appendix B**.

Figure 4-4: DIO Connector Location

PIN NO.	DESCRIPTION	PIN NO.	DESCRIPTION
1	Input 0	2	Output 0
3	Input 1	4	Output 1
5	Input 2	6	Output 2
7	Input 3	8	Output 3
9	Input 4	10	Output 4
11	Input 5	12	Output 5
13	Input 6	14	Output 6
15	Input 7	16	Output 7
17	GND	18	+5V

Table 4-5: DIO Connector Connector Pinouts

4.2.4 Fan Connector, CPU (12V, 4-pin)

CN Label:	CPU_FAN1
CN Type:	4-pin wafer
CN Location:	See Figure 4-5
CN Pinouts:	See Table 4-6

The CPU cooling fan connector provides a 12V, 500mA current to a CPU cooling fan. The connector has a "rotation" pin to get rotation signals from fans and notify the system so the system BIOS can recognize the fan speed. Please note that only specified fans can issue the rotation signals.

CPU_FAN1

Figure 4-5: +12V Fan Connector Location

PIN NO.	DESCRIPTION
1	GND
2	+12VCC
3	Rotation Signal
4	Control

Table 4-6: +12V Fan Connector Pinouts

4.2.5 Fan Connector, System (12V, 3-pin)

CN Label:	SYS_FAN1
CN Type:	3-pin wafer
CN Location:	See Figure 4-6
CN Pinouts:	See Table 4-7

The system cooling fan connector provides a 12V, 500mA current to a system cooling fan.. The connector has a "rotation" pin to get rotation signals from fans and notify the system so the system BIOS can recognize the fan speed. Please note that only specified fans can issue the rotation signals.

Figure 4-6: +12V Fan Connector Location

PIN NO.	DESCRIPTION
1	GND
2	+12V
3	Rotation Signal

Table 4-7: +12V Fan Connector Pinouts

4.2.6 Front Panel Connector

CN Label:	F_PANEL1
CN Type:	14-pin header (2x7)
CN Location:	See Figure 4-7
CN Pinouts:	See Table 4-8

The front panel connector connects to external switches and indicators to monitor and controls the motherboard. These indicators and switches include:

- Power LED
- Speaker
- Power button
- Reset
- HDD LED

Figure 4-7: Front Panel Connector Location

FUNCTION	PIN	DESCRIPTION	FUNCTION	PIN	DESCRIPTION
Power LED	1	LED+	Speaker	2	SPEAKER+
	3	N/C		4	N/C
	5	LED-		6	N/C
Power	7	PWRBTSW+		8	SPEAKER -
Button	9	PWRBTSW-	Reset	10	N/C
HDD LED	11	IDE LED+		12	RESET+
	13	IDE LED-		14	RESET-

Table 4-8: Front Panel Connector Pinouts (14-pin)

4.2.7 Infrared Interface Connector

CN Label:	IR1
CN Type:	5-pin header (1x5)
CN Location:	See Figure 4-8
CN Pinouts:	See Table 4-9

The infrared interface connector supports both Serial Infrared (SIR) and Amplitude Shift Key Infrared (ASKIR) interfaces.

Figure 4-8: Infrared Connector Location

PIN NO.	DESCRIPTION
1	VCC
2	NC
3	IR-RX
4	GND
5	IR-TX

Table 4-9: Infrared Connector Pinouts

4.2.8 Keyboard/Mouse Connector

CN Label:	MS/KB1
CN Type:	6-pin wafer (1x6)

CN Location:	See Figure 4-9
CN Pinouts:	See Table 4-10

The keyboard and mouse connector can be connected to a standard PS/2 cable or PS/2 Y-cable to add keyboard and mouse functionality to the system.

Figure 4-9: Keyboard/Mouse Connector Location

PIN NO.	DESCRIPTION
1	+5V KB DATA
2	MS DATA
3	MS CLK
4	KB DATA
5	KB CLK
6	GROUND

Table 4-10: Keyboard/Mouse Connector Pinouts

4.2.9 SATA Drive Connectors

CN Label:	SATA1, SATA2, SATA3, SATA4, SATA5. and SATA6
CN Type:	7-pin SATA drive connectors
CN Location:	See Figure 4-10
CN Pinouts:	See Table 4-11

The six SATA drive connectors are each connected to second generation SATA drives. Second generation SATA drives transfer data at speeds as high as 300 Mbps. The SATA drives can be configured in a RAID configuration.

Figure 4-10: SATA Drive Connector Locations

PIN NO.	DESCRIPTION
1	GND
2	TX+
3	TX-
4	GND
5	RX-
6	RX+
7	GND

Table 4-11: SATA Drive Connector Pinouts

4.2.10 Serial Port Connector (COM1, COM 2)

CN Label:	COM1 and COM2
CN Type:	10-pin box header (2x5)
CN Location:	See Figure 4-11
CN Pinouts:	See Table 4-12

The 10-pin serial port connector provides a second RS-232 serial communications channel. The COM 2 serial port connector can be connected to external RS-232 serial port devices.

Figure 4-11: Serial Connector Locations

PIN NO.	DESCRIPTION	PIN NO.	DESCRIPTION
1	Data Carrier Direct (DCD)	2	Data Set Ready (DSR)
3	Receive Data (RXD)	4	Request To Send (RTS)
5	Transmit Data (TXD)	6	Clear To Send (CTS)
7	Data Terminal Ready (DTR)	8	Ring Indicator (RI)
9	Ground (GND)	10	N/C

Table 4-12: Serial Connector Pinouts

4.2.11 Trusted Platform Module (TPM) Connector

CN Label:	TPM1
CN Type:	20-pin header (2x10)
CN Location:	See Figure 4-12
CN Pinouts:	See Table 4-13

The Trusted Platform Module (TPM) connector secures the system on bootup. An optional TPM (see packing list in **Chapter 3**) can be connected to the TPM connector.

Figure 4-12: TPM Connector Location

PIN NO.	DESCRIPTION	PIN NO.	DESCRIPTION
1	LCLK	2	GND2
3	LFRAME#	4	KEY
5	LRESET#	6	+5V
7	LAD3	8	LAD2
9	+3V	10	LAD1
11	LAD0	12	GND3
13	SCL	14	SDA
15	SB3V	16	SERIRQ
17	GND1	18	GLKRUN#
19	LPCPD#	20	LDRQ#

Table 4-13: TPM Connector Pinouts

4.2.12 SDVO Control Connector

CN Label: SDVO1

CN Type: 3-pin header (1x3)

CN Location: See Figure 4-13

CN Pinouts: See Table 4-14

If an SDVO graphics card is installed on the PCIe x16 expansion slot on the backplane, the 1x3 pin Serial Digital Video Output (SDVO) control connector must be connected to a corresponding SDVO control connector on a compatible IEI backplane.

Figure 4-13:SDVO Connector Location

PIN NO.	DESCRIPTION
1	EXP_EN
2	SDVO_CLOCK
3	SDVO_DATA

Table 4-14: SDVO Connector Pinouts

4.2.13 USB Connectors (Internal)

CN Label:	USB1, USB2 and USB3
CN Type:	8-pin header (2x4)
CN Location:	See Figure 4-14
CN Pinouts:	See Table 4-15

The 2x4 USB pin connectors each provide connectivity to two USB 1.1 or two USB 2.0 ports. Each USB connector can support two USB devices.. Additional external USB ports are found on the rear panel. The USB ports are used for I/O bus expansion.

Figure 4-14: USB Connector Locations

PIN NO.	DESCRIPTION	PIN NO.	DESCRIPTION
1	VCC	2	GND
3	DATAN-	4	DATAM+
5	DATAN+	6	DATAM-
7	GND	8	VCC

Table 4-15: USB Port Connector Pinouts

4.3 External Peripheral Interface Connector Panel

Figure 4-15 shows the PCIE-Q350 external peripheral interface connector (EPIC) panel.

The PCIE-Q350 EPIC panel consists of the following:

- 1 x DVI connector
- 1 x PS/2 connector
- 1 x RJ-45 LAN connector

Figure 4-15: PCIE-Q350 External Peripheral Interface Connector

4.3.1 LAN Connector

CN Label:	LAN1
CN Type:	RJ-45
CN Location:	See Figure 4-15
CN Pinouts:	See Table 4-16

The PCIE-Q350 is equipped with one built-in RJ-45 Ethernet controller. The controller can connect to the LAN through the RJ-45 LAN connector. There are two LEDs on the connector indicating the status of LAN. The pin assignments are listed in the following table:

PIN	DESCRIPTION	PIN	DESCRIPTION
1	TXA+	5	TXC-
2	TXA-	6	TXB-
3	TXB+	7	TXD+
4	TXC+	8	TXD-

Table 4-16: LAN Pinouts

Figure 4-16: RJ-45 Ethernet Connector

The RJ-45 Ethernet connector has two status LEDs, one green and one yellow. The green LED indicates activity on the port and the yellow LED indicates the port is linked. See **Table 4-17**.

STATUS	DESCRIPTION	STATUS	DESCRIPTION
ORANGE	10/100 LAN	YELLOW	Linked
GREEN	GbE LAN		

Table 4-17: RJ-45 Ethernet Connector LEDs

4.3.2 USB Connector

CN Label: USB_1 and USB_2

CN Type: USB port

CN Location: See Figure 4-15

CN Pinouts: See Table 4-18

The PCIE-Q350 has four external USB 2.0 ports. The ports connect to both USB 2.0 and USB 1.1 devices.

PIN NO.	DESCRIPTION
1	GND
2	USB_P
4	USB_N
4	USB_5V

Table 4-18: USB Port Pinouts

4.3.3 VGA Connector

CN Label: VGA1

CN Type: 15-pin Female

CN Location: See Figure 4-15

CN Pinouts: See Figure 4-17 and Table 4-19

The PCIE-Q350 has a single 15-pin female connector for connectivity to standard display devices.

Figure 4-17: VGA Connector

PIN	DESCRIPTION	PIN	DESCRIPTION
1	RED	2	GREEN
3	BLUE	4	NC
5	GND	6	GND
7	GND	8	GND
9	VCC / NC	10	GND
11	NC	12	DDC DAT
13	HSYNC	14	VSYNC
15	DDCCLK		

Table 4-19: VGA Connector Pinouts

Chapter

5

Installation

5.1 Anti-static Precautions

⚠️ **WARNING:**

Failure to take ESD precautions during the installation of the PCIE-Q350 may result in permanent damage to the PCIE-Q350 and severe injury to the user.

Electrostatic discharge (ESD) can cause serious damage to electronic components, including the PCIE-Q350. Dry climates are especially susceptible to ESD. It is therefore critical that whenever the PCIE-Q350, or any other electrical component is handled, the following anti-static precautions are strictly adhered to.

- *Wear an anti-static wristband*: - Wearing a simple anti-static wristband can help to prevent ESD from damaging the board.
- *Self-grounding*:- Before handling the board touch any grounded conducting material. During the time the board is handled, frequently touch any conducting materials that are connected to the ground.
- *Use an anti-static pad*: When configuring the PCIE-Q350, place it on an antic-static pad. This reduces the possibility of ESD damaging the PCIE-Q350.
- *Only handle the edges of the PCB*:-: When handling the PCB, hold the PCB by the edges.

5.2 Installation Considerations

NOTE:

The following installation notices and installation considerations should be read and understood before the PCIE-Q350 is installed. All installation notices pertaining to the installation of the PCIE-Q350 should be strictly adhered to. Failing to adhere to these precautions may lead to severe damage of the PCIE-Q350 and injury to the person installing the motherboard.

5.2.1 Installation Notices

WARNING:

The installation instructions described in this manual should be carefully followed in order to prevent damage to the PCIE-Q350, PCIE-Q350 components and injury to the user.

Before and during the installation please **DO** the following:

- Read the user manual:
  - The user manual provides a complete description of the PCIE-Q350 installation instructions and configuration options.
- Wear an electrostatic discharge cuff (ESD):
  - Electronic components are easily damaged by ESD. Wearing an ESD cuff removes ESD from the body and helps prevent ESD damage.
- Place the PCIE-Q350 on an antistatic pad:
  - When installing or configuring the motherboard, place it on an antistatic pad. This helps to prevent potential ESD damage.
- Turn all power to the PCIE-Q350 off:

O   When working with the PCIE-Q350, make sure that it is disconnected
from all power supplies and that no electricity is being fed into the system.

Before and during the installation of the PCIE-Q350 **DO NOT:**

▪   Remove any of the stickers on the PCB board. These stickers are required for
warranty validation.
▪   Use the product before verifying all the cables and power connectors are
properly connected.
▪   Allow screws to come in contact with the PCB circuit, connector pins, or its
components.

5.2.2 Installation Checklist

The following checklist is provided to ensure the PCIE-Q350 is properly installed.

▪   All the items in the packing list are present
▪   The CPU is installed
▪   The CPU cooling kit is properly installed
▪   A compatible memory module is properly inserted into the slot
▪   The CF Type I or CF Type II card is properly installed into the CF socket
▪   The jumpers have been properly configured
▪   The PCIE-Q350 is inserted into a chassis with adequate ventilation
▪   The correct power supply is being used
▪   The following devices are properly connected

O   SATA drives

O   Keyboard and mouse cable

O   Audio kit

O   Power supply

O   USB cable

O   Serial port cable

O   SDVO cable

▪   The following external peripheral devices are properly connected to the
chassis:

O   VGA screen

O   USB devices

o   LAN

5.3 Unpacking

5.3.1 Unpacking Precautions

When the PCIE-Q350 is unpacked, please do the following:

- Follow the anti-static precautions outlined in Section 5.1.
- Make sure the packing box is facing upwards so the PCIE-Q350 does not fall out of the box.
- Make sure all the components in the checklist shown in **Chapter 3** are present.

![NOTE icon] NOTE:

If some of the components listed in the checklist in **Chapter 3** are missing, please do not proceed with the installation. Contact the IEI reseller or vendor you purchased the PCIE-Q350 from or contact an IEI sales representative directly. To contact an IEI sales representative, please send an email to sales@iei.com.tw.

5.4 CPU, CPU Cooling Kit and DIMM Installation

![WARNING icon] WARNING:

A CPU should never be turned on without the specified cooling kit being installed. If the cooling kit (heat sink and fan) is not properly installed and the system turned on, permanent damage to the CPU, PCIE-Q350 and other electronic components attached to the system may be incurred. Running a CPU without a cooling kit may also result in injury to the user.

The CPU, CPU cooling kit and DIMM are the most critical components of the PCIE-Q350. If one of these components is not installed the PCIE-Q350 cannot run.

5.4.1 Socket LGA775 CPU Installation

NOTE:

Enabling Hyper-Threading Technology on your system requires meeting all of the platform requirements listed below:

- **CPU**: An Intel® Pentium 4 Processor with HT Technology must be installed
- **Chipset**: An Intel® Chipset that supports HT Technology (that has been met by the PCIE-Q350)
- **OS**: An operating system that has optimizations for HT Technology

WARNING:

CPUs are expensive and sensitive components. When installing the CPU please be careful not to damage it in anyway. Make sure the CPU is installed properly and ensure the correct cooling kit is properly installed.

The LGA775 socket is shown in Figure 5-1.

Figure 5-1: Intel® LGA775 Socket

To install a socket LGA775 CPU onto the PCIE-Q350, follow the steps below:

> **WARNING:**
>
> When handling the CPU, only hold it on the sides. DO NOT touch the pins at the bottom of the CPU.

Step 1: **Remove the protective cover.** Remove the black protective cover by prying it off the load plate. To remove the protective cover, locate the "**REMOVE**" sign and use your fingernail to pry the protective cover off. See **Figure 5-2**.

Figure 5-2: Remove the CPU Socket Protective Shield

Step 2: **Open the socket.** Disengage the load lever by pressing the lever down and slightly outward to clear the retention tab. Rotate the load lever to a fully open position. Then rotate the load plate towards the opposite direction. See **Figure 5-3**.

Figure 5-3: Open the CPU Socket Load Plate

Step 3:   Inspect the CPU socket Make sure there are no bent pins and make sure the socket contacts are free of foreign material. If any debris is found, remove it with compressed air.

Step 4:   Orientate the CPU properly. Make sure the IHS (Integrated Heat Sink) side is facing upward.

Step 5:   Correctly position the CPU. Match the Pin 1 mark with the cut edge on the CPU socket.

Step 6:   Align the CPU pins. Locate pin 1 and the two orientation notches on the CPU. Carefully match the two orientation notches on the CPU with the socket alignment keys.

Step 7:   Insert the CPU. Gently insert the CPU into the socket. If the CPU pins are properly aligned, the CPU should slide into the CPU socket smoothly. See **Figure 5-4**.

Figure 5-4: Insert the Socket LGA775 CPU

Step 8: **Close the CPU socket.** Close the load plate and engage the load lever by

pushing it back to its original position. Secure the load lever under the retention

tab on the side of CPU socket.

Step 9: **Connect the CPU 12V cable to the 12After the cooling kit is installed**

connect the CPU cable to the CPU 12V power connector.

5.4.2 Socket LGA775 CF-520 Cooling Kit Installation

⚠️ **WARNING:**

It is strongly recommended that you DO NOT use the original heat
sink and cooler provided by Intel® on the PCIE-Q350.

IEI's cooling kit (CF-520) includes a support bracket that is combined
with the heat sink mounted on the CPU to counterweigh and balance
the load on both sides of the PCB.

Figure 5-5: IEI CF-520 Cooling Kit

An IEI Socket LGA775 CPU cooling kit shown in **Figure 5-5** can be purchased separately. The cooling kit comprises a CPU heat sink and a cooling fan.

 WARNING:

Do not wipe off (accidentally or otherwise) the pre-sprayed layer of thermal paste on the bottom of the [Fan model#] heat sink. The thermal paste between the CPU and the heat sink is important for optimum heat dissipation.

To install the cooling kit follow the instructions below.

Step 1: **Place the cooling kit onto the socket LGA775 CPU**. Make sure the CPU cable can be properly routed when the cooling kit is installed.

Step 2: **Properly align the cooling kit**. Make sure the four spring screw fasteners can pass through the pre-drilled holes on the PCB.

Step 3: **Mount the cooling kit**. Gently place the cooling kit on top of the CPU. Make sure the four threaded screws on the corners of the cooling kit properly pass through the predrilled holes on the bottom of the PCB.

Step 4: **Secure the cooling kit**. From the solder side of the PCB, align the support bracket to the screw threads on heat sink that were inserted through the PCB holes. (See **Figure 5-6**)

Figure 5-6: Securing the Heat sink to the PCB Board

Step 5: Tighten the screws. Use a screwdriver to tighten the four screws. Tighten each

nut a few turns at a time and do not over-tighten the screws.

Step 6: Connect the fan cable. Connect the cooling kit fan cable to the fan connector

on the PCIE-Q350. Carefully route the cable and avoid heat generating chips

and fan blades.

5.4.3 DIMM Installation

WARNING:

Using incorrectly specified DIMM may cause permanently damage the
PCIE-Q350. Please make sure the purchased DIMM complies with the
memory specifications of the PCIE-Q350. DIMM specifications
compliant with the PCIE-Q350 are listed in **Chapter 2**.

5.4.3.1 DIMM Purchasing Guidelines

![warning icon] **WARNING:**

Only use DDR2 DIMMs. If DDR DIMMs are used the system may be irreparably damaged.

When purchasing the DDR2 DIMM, please follow the guidelines below:

- ONLY purchase DDR2 DIMM
- Have a frequency of 667 MHz or 800 MHz
- Have a maximum capacity of 2.0 GB
- If more than one DDR2 DIMM is being installed in the system, please purchase DIMM that have the same capacity and operating frequency.

5.4.3.2 DIMM Installation Order

There are two 64-bit wide DDR2 channels on the Intel® Q35 Northbridge, Channel A and Channel B. DDR2 Channel A and DDR2 Channel B are shown in **Figure 5-7** below.

Figure 5-7: DDR2 Channels

On the PCIE-Q350, each channel is interfaced to two 240-pin DIMM sockets in the following order (see **Figure 5-7** above):

- ▪ **Channel A**: DIMM1 and DIMM2
- ▪ **Channel B**: DIMM3 and DIMM4

When populating the DDR2 DIMM sockets, populate them in the following order to optimize the memory performance:

Step 1: **DIMM1**. Install the first DDR2 DIMM into the DIMM1 DDR2 DIMM socket.

Step 2: **DIMM3**. Install the second DDR2 DIMM into the DIMM3 DDR2 DIMM socket.

Step 3: **DIMM2**. Install the third DDR2 DIMM into the DIMM2 DDR2 DIMM socket.

Step 4: **DIMM4**. Install the fourth DDR2 DIMM into the DIMM4 DDR2 DIMM socket.

5.4.3.3 DIMM Installation Guidelines

To install a DIMM into a DIMM socket, please follow the steps below and refer to **Figure 5-8**.

Step 1: **Open the DIMM socket handles**. The DIMM socket has two handles that secure the DIMM into the socket. Before the DIMM can be inserted into the socket, the handles must be opened. See **Figure 5-8**.

Step 2: **Align the DIMM with the socket**. The DIMM must be oriented in such a way that the notch in the middle of the DIMM must be aligned with the plastic bridge in the socket. See **Figure 5-8**.

Figure 5-8: Installing a DIMM

Step 3: **Insert the DIMM**. Once properly aligned, the DIMM can be inserted into the socket. As the DIMM is inserted, the white handles on the side of the socket will close automatically and secure the DIMM to the socket. See **Figure 5-8**.

Step 4: **Removing a DIMM**. To remove a DIMM, push both handles outward. The memory module is ejected by a mechanism in the socket.

5.5 Jumper Settings

NOTE:

A jumper is a metal bridge that is used to close an electrical circuit.   It consists of two metal pins and a small metal clip (often protected by a plastic cover) that slides over the pins to connect them. To CLOSE/SHORT a jumper means connecting the pins of the jumper with the plastic clip and to OPEN a jumper means removing the plastic clip from a jumper.

Before the PCIE-Q350 is installed in the system, the jumpers must be set in accordance with the desired configuration. The jumpers on the PCIE-Q350 are listed in **Table 5-1**.

Description	Label	Type
Clear CMOS	J_CMOS1	3-pin header

Table 5-1: Jumpers

5.5.1 Clear CMOS Jumper

Jumper Label:	CLR_CMOS1
Jumper Type:	3-pin header
Jumper Settings:	See Table 5-2
Jumper Location:	See Figure 5-9

If the PCIE-Q350 fails to boot due to improper BIOS settings, the clear CMOS jumper clears the CMOS data and resets the system BIOS information. To do this, use the jumper cap to close pins 2 and 3 for a few seconds then reinstall the jumper clip back to pins 1 and 2.

If the "CMOS Settings Wrong" message is displayed during the boot up process, the fault may be corrected by pressing the F1 to enter the CMOS Setup menu. Do one of the following:

- ▪ Enter the correct CMOS setting
- ▪ Load Optimal Defaults
- ▪ Load Failsafe Defaults.

After having done one of the above, save the changes and exit the CMOS Setup menu. The clear CMOS jumper settings are shown in **Table 5-2**.

Jumper Select	Description	
Short 1 - 2	Keep CMOS Setup	Default
Short 2 - 3	Clear CMOS Setup	

Table 5-2: Clear CMOS Jumper Settings

The location of the clear CMOS jumper is shown in **Figure 5-9** below.

Figure 5-9: Clear CMOS Jumper

5.6 Chassis Installation

5.6.1 Airflow

⚠️ **WARNING:**

Airflow is critical to the cooling of the CPU and other onboard components. The chassis in which the PCIE-Q350 must have air vents to allow cool air to move into the system and hot air to move out.

The PCIE-Q350 must be installed in a chassis with ventilation holes on the sides allowing airflow to travel through the heat sink surface. In a system with an individual power supply unit, the cooling fan of a power supply can also help generate airflow through the board surface.

NOTE:

IEI has a wide range of backplanes available. Please contact your PCIE-Q350 vendor, reseller or an IEI sales representative at sales@iei.com.tw or visit the IEI website (http://www.ieiworld.com.tw) to find out more about the available chassis.

5.6.2 Backplane Installation

Before the PCIE-Q350 can be installed into the chassis, a backplane must first be installed. Please refer to the installation instructions that came with the backplane and the chassis to see how to install the backplane into the chassis.

NOTE:

IEI has a wide range of backplanes available. Please contact your PCIE-Q350 vendor, reseller or an IEI sales representative at sales@iei.com.tw or visit the IEI website (http://www.ieiworld.com.tw) to find out more about the available chassis.

5.6.3 CPU Card Installation

To install the PCIE-Q350 CPU card onto the backplane, carefully align the CPU card interface connectors with the corresponding socket on the backplane. See **Figure 5-10**.

Figure 5-10: PCIE-Q350 Backplane Installation

Next, secure the CPU card to the chassis. To do this, please refer to the reference material that came with the chassis.

5.7 Internal Peripheral Device Connections

5.7.1 Peripheral Device Cables

The cables listed in **Table 5-3** are shipped with the PCIE-Q350.

Quantity	Type
1	Dual RS-232 cable
1	KB/MS cable with mini DIN
1	PS/2 Y-cable
6	SATA drive cables
3	SATA drive power cables
1	USB cable

Table 5-3: IEI Provided Cables

Separately purchased optional IEI items that can be installed are listed below:

- Audio kit
- TPM Module

For more details about the items listed above, please refer to **Chapter 3**. Installation of the accessories listed above are described in detail below.

5.7.2 Audio Kit Installation

An optional audio kit that is separately ordered connects to the 9-pin audio connector on the PCIE-Q350. The audio kit consists of five audio jacks. One audio jack, Mic In, connects to a microphone. The remaining four audio jacks, Front-In, Front-Out, Rear-Out and subwoofer connect to four speakers including a subwoofer. To install the audio kit, please refer to the steps below:

Step 1: **Locate the audio connector**. The location of the 10-pin audio connector is shown in **Chapter 3**.

Step 2: **Align pin 1**. Align pin 1 on the onboard connector with pin 1 on the audio kit connector. Pin 1 on the audio kit connector is indicated with a white dot. See **Figure 5-11**.

Figure 5-11: Audio Kit Connection

Step 3: **Connect the audio devices**. Connect the speakers and the subwoofer to the appropriate audio jack shown in **Figure 5-11**.

5.7.3 Dual RS-232 Cable Connection

The dual RS-232 cable consists of two connectors attached to two independent cables. Each cable is then attached to a D-sub 9 male connector that is mounted onto a bracket. To install the dual RS-232 cable, please follow the steps below.

Step 1: **Locate the connectors**. The locations of the RS-232 connectors are shown in **Chapter 3**.

Step 2: **Insert the cable connectors**. Insert one connector into each serial port box headers. See **Figure 5-12**. A key on the front of the cable connectors ensures the connector can only be installed in one direction.

Figure 5-12: Dual RS-232 Cable Installation

Step 3: **Secure the bracket**. The dual RS-232 connector has two D-sub 9 male

connectors secured on a bracket. To secure the bracket to the chassis please

refer to the reference material that came with the chassis

5.7.4 SATA Drive Connection

To connect the SATA drives to the connectors, please follow the steps below.

Step 1: **Locate the connectors**. The locations of the SATA drive connectors are shown

in **Chapter 3**.

Step 2: **Insert the cable connector**. Insert the cable connector into the on-board SATA

drive connector until it clips into place. See **Figure 5-13**.

Figure 5-13: SATA Drive Cable Connection

Step 3: **Connect the cable to the SATA disk**. Connect the connector on the other end

of the cable to the connector at the back of the SATA drive. See **Figure 5-14**.

Step 4: **Connect the SATA power cable**. Connect the SATA power connector to the

back of the SATA drive. See **Figure 5-14**.

Figure 5-14: SATA Power Drive Connection

5.7.5 USB Cable (Dual Port)

The PCIE-Q350 is shipped with a dual port USB 2.0 cable. To connect the USB cable connector, please follow the steps below.

Step 1: **Locate the connectors**. The locations of the USB connectors are shown in

Chapter 3.

WARNING:

If the USB pins are not properly aligned, the USB device can burn out.

Step 2: **Align the connectors**. The cable has two connectors. Correctly align pin 1on

each cable connector with pin 1 on the PCIE-Q350 USB connector.

Step 3: **Insert the cable connectors**. Once the cable connectors are properly aligned with the USB connectors on the PCIE-Q350, connect the cable connectors to the onboard connectors. See **Figure 5-15**.

Figure 5-15: Dual USB Cable Connection

Step 4: **Attach the bracket to the chassis**. The USB 2.0 connectors are attached to a bracket. To secure the bracket to the chassis please refer to the installation instructions that came with the chassis.

5.8 Installing Devices on a PICMG 1.3 Backplane

Compatible PICMG 1.3 backplanes can accommodate the following devices:

- PCIe x16 graphics cards
- SDVO device graphics card
- PCIe x4 expansion cards
- PCIe x1 expansion cards
- PCI expansion cards

5.8.1 PCIe x16 Graphics Card Installation

To install a PCIe x16 graphics card onto a backplane, please do the following:

Step 1: Find the PCIe x16 socket on the backplane.

Step 2: Align the edge connectors on the bottom of the PCIe x16 graphics card with the socket. See **Figure 5-16**.

Figure 5-16: PCIe x16 Installation

Step 3: Gently push the PCIe x16 graphics card into the PCIe x16 socket on the backplane.

Step 4: Secure the PCIe x16 to the chassis. To do this please refer to the reference material that came with the chassis.

5.8.2 SDVO Device Installation

To install an SDVO device on the backplane, please follow the steps below:

Step 1: Make sure the PCIE-Q350 is properly installed on the backplane

Step 2: Locate the PCIe x16 graphics card slot

Step 3: Insert the SDVO device into the PCIe x16 graphics card slot

Step 4: Connect the PCIE-Q350 SDVO control connector to the corresponding

connector on the backplane.

5.9 External Peripheral Interface Connection

The following external peripheral devices can be connected to the external peripheral interface connectors.

- RJ-45 Ethernet cable connectors
- Keyboard and mouse (first install the keyboard and mouse cable connector)
- USB device cable connectors
- VGA device cable connectors

To install these devices, connect the corresponding cable connector from the actual device to the corresponding PCIE-Q350 external peripheral interface connector making sure the pins are properly aligned.

5.9.1 LAN Connection (Single Connector)

There is one external RJ-45 LAN connector. The RJ-45 connector enables connection to an external network. To connect a LAN cable with an RJ-45 connector, please follow the instructions below.

Step 1: Locate the RJ-45 connector. The location of the LAN connector is shown in

Chapter 4.

Step 2: Align the connectors. Align the RJ-45 connector on the LAN cable with the

RJ-45 connector on the PCIE-Q350. See **Figure 5-17**.

Figure 5-17: LAN Connection

Step 3: **Insert the LAN cable to the RJ-45 connector.** Once aligned, gently insert the LAN cable RJ-45 connector into the onboard RJ-45 connector.

5.9.2 USB Device Connection (Single Connector)

There are two external USB 2.0 connectors. Both connectors are perpendicular to the PCIE-Q350. To connect a USB 2.0 or USB 1.1 device, please follow the instructions below.

Step 1: **Located the USB connectors**. The locations of the USB connectors are shown in **Chapter 4**.

Step 2: **Align the connectors.** Align the USB device connector with one of the connectors on the PCIE-Q350. See Figure 5-18.

Figure 5-18: USB Device Connection

Step 3: **Insert the device connector.** Once aligned, gently insert the USB device

connector into the onboard connector.

5.9.3 VGA Monitor Connection

The PCIE-Q350 has a single female DB-15 connector on the external peripheral interface
panel. The DB-15 connector is connected to a CRT or VGA monitor. To connect a monitor
to the PCIE-Q350, please follow the instructions below.

Step 1: **Locate the female DB-15 connector**. The location of the female DB-15

connector is shown in **Chapter 3**.

Step 2: **Align the VGA connector**. Align the male DB-15 connector on the VGA screen

cable with the female DB-15 connector on the external peripheral interface.

Step 3: **Insert the VGA connector** Once the connectors are properly aligned with the

insert the male connector from the VGA screen into the female connector on the

PCIE-Q350. See **Figure 5-19**.

Figure 5-19: VGA Connector

Step 4: **Secure the connector**. Secure the DB-15 VGA connector from the VGA

monitor to the external interface by tightening the two retention screws on either

side of the connector.

Chapter

6

BIOS Screens

6.1 Introduction

A licensed copy of AMI BIOS is preprogrammed into the ROM BIOS. The BIOS setup program allows users to modify the basic system configuration.   This chapter describes how to access the BIOS setup program and the configuration options that may be changed.

6.1.1 Starting Setup

The AMI BIOS is activated when the computer is turned on. The setup program can be activated in one of two ways.

1. Press the **DELETE** key as soon as the system is turned on or
2. Press the **DELETE** key when the "**Press Del to enter SETUP**" message appears on the screen. 0.

If the message disappears before the **DELETE** key is pressed, restart the computer and try again.

6.1.2 Using Setup

Use the arrow keys to highlight items, press **ENTER** to select, use the PageUp and PageDown keys to change entries, press **F1** for help and press **ESC** to quit. Navigation keys are shown in.

Key	Function
Up arrow	Move to previous item
Down arrow	Move to next item
Left arrow	Move to the item on the left hand side
Right arrow	Move to the item on the right hand side
Esc key	Main Menu – Quit and not save changes into CMOS Status Page Setup Menu and Option Page Setup Menu -- Exit current page and return to Main Menu
Page Up key	Increase the numeric value or make changes
Page Dn key	Decrease the numeric value or make changes

F1 key	General help, only for Status Page Setup Menu and Option Page Setup Menu
F2 /F3 key	Change color from total 3 colors.　F2 to select color forward.
F10 key	Save all the CMOS changes, only for Main Menu

Table 6-1: BIOS Navigation Keys

6.1.3 Getting Help

When **F1** is pressed a small help window describing the appropriate keys to use and the possible selections for the highlighted item appears. To exit the Help Window press **Esc** or the **F1** key again.

6.1.4 Unable to Reboot After Configuration Changes

If the computer cannot boot after changes to the system configuration is made, CMOS defaults. Use the jumper described in **Chapter 5**.

6.1.5 BIOS Menu Bar

The **menu bar** on top of the BIOS screen has the following main items:

- **Main** Changes the basic system configuration.
- **Advanced** Changes the advanced system settings.
- **PCIPnP** Changes the advanced PCI/PnP Settings
- **Boot** Changes the system boot configuration.
- **Security** Sets User and Supervisor Passwords.
- **Chipset** Changes the chipset settings.
- **Power** Changes power management settings.
- **Exit** Selects exit options and loads default settings

The following sections completely describe the configuration options found in the menu items at the top of the BIOS screen and listed above.

6.2 Main

The Main BIOS menu (**BIOS Menu 1**) appears when the BIOS Setup program is entered. The Main menu gives an overview of the basic system information.

```
                         BIOS SETUP UTILITY
   Main    Advanced    PCIPNP    Boot    Security  Chipset    Exit

System Overview                                  Use [ENTER], [TAB] or
─────────────────────────────────────────────   [SHIFT-TAB] to select a
AMIBIOS                                          field.
Version    :08.00.15
Build Date :04/06/11                             Use [+] or [-] to
ID:        :E128MT47                             configure system time.

Processor
Type       :Intel(R) Core(TM)2 CPU   6420 @2.13GHz
Speed      :2133MHz
Count      :1
                                                 ←→   Select Screen
System Memory                                    ↑↓   Select Item
Size        :487MB                               Enter Go to SubScreen
                                                 F1    General Help
System Time                     [14:20:27]       F10   Save and Exit
System Time                     [Tue 02/23/2011] ESC   Exit

       v02.61 ©Copyright 1985-2006, American Megatrends, Inc.
```
BIOS Menu 1: Main

➔ **System Overview**

The **System Overview** lists a brief summary of different system components. The fields in **System Overview** cannot be changed. The items shown in the system overview include:

- **AMI BIOS**: Displays auto-detected BIOS information
  - ○ **Version**:   Current BIOS version
  - ○ **Build Date**: Date the current BIOS version was made
  - ○ **ID**: Installed BIOS ID
- **Processor**: Displays auto-detected CPU specifications
  - ○ **Type**:   Names the currently installed processor
  - ○ **Speed**: Lists the processor speed
  - ○ **Count**: The number of CPUs on the motherboard
- **System Memory**: Displays the auto-detected system memory.
  - ○ **Size**:   Lists memory size

The System Overview field also has two user configurable fields:

➔ **System Time [xx:xx:xx]**

Use the **System Time** option to set the system time. Manually enter the hours, minutes and seconds.

➔ **System Date [xx/xx/xx]**

Use the **System Date** option to set the system date. Manually enter the day, month and year.

6.3 Advanced

Use the **Advanced** menu to configure the CPU and peripheral devices through the following sub-menus:

⚠️ **WARNING:**

Setting the wrong values in the sections below may cause the system to malfunction. Make sure that the settings made are compatible with the hardware.

- ▪ **CPU Configuration** (see **Section 6.3.1**)
- ▪ **IDE Configuration** (see **Section 6.3.2**)
- ▪ **Super IO Configuration** (see **Section 6.3.3**)
- ▪ **Hardware Health Configuration** (see **Section 6.3.4**)
- ▪ **ICP Power Configuration** (see **Section 6.3.5**)
- ▪ **AHCI Configuration** (See **Section 6.3.6**)
- ▪ **Remote Access Configuration** (see **Section 6.3.7**)
- ▪ **Trusted Computing** (see **Section 6.3.8**)
- ▪ **USB Configuration** (see **Section 6.3.9**)

```
                     BIOS SETUP UTILITY
   Main    Advanced   PCIPNP     Boot   Security  Chipset      Exit

 Advanced Settings                              Configure CPU
 _____
 WARNING: Setting wrong values in below sections may cause
 system to malfunction


 > CPU Configuration
 > IDE Configuration
 > SuperIO Configuration
 > Hardware Health Configuration                ←→   Select Screen
 > ICP Power Configuration                      ↑↓   Select Item
 > AHCI Configuration                           Enter Go to SubScreen
 > Remote Access Configuration                  F1    General Help
 > Trusted Computing                            F10   Save and Exit
 > USB Configuration                            ESC   Exit

         v02.61 ©Copyright 1985-2006, American Megatrends, Inc.
```
BIOS Menu 2: Advanced

6.3.1 CPU Configuration

Use the CPU Configuration menu (**BIOS Menu 3**) to view detailed CPU specifications and configure the CPU.

```
                     BIOS SETUP UTILITY
   Main    Advanced   PCIPNP     Boot   Security  Chipset      Exit

 Configure Advanced CPU Settings
 Module Version: 3F.12
 _____
 Manufacturer  :Intel
 Intel(R) Core(TM)2 CPU   6420 @2.13GHz
 Frequency      :2.13GHz
 FSB Speed      :1068MHz
 Cache L1       : 64KB                           ←→   Select Screen
 Cache L2       : 4096KB                         ↑↓   Select Item
 Ratio Actual Value : 8                          Enter Go to SubScreen
                                                 F1    General Help
                                                 F10   Save and Exit
                                                 ESC   Exit

         v02.61 ©Copyright 1985-2006, American Megatrends, Inc.
```
BIOS Menu 3: CPU Configuration

The CPU Configuration menu (**BIOS Menu 3**) lists the following CPU details:

- **Manufacturer**: Lists the name of the CPU manufacturer
- **Frequency:** Lists the CPU processing speed
- **FSB Speed**: Lists the FSB speed
- **Cache L1**: Lists the CPU L1 cache size
- **Cache L2**: Lists the CPU L2 cache size
- **Ratio Actual**: Clock speed ratio

6.3.2 IDE Configuration

Use the **IDE Configuration** menu (**BIOS Menu 4**) to change and/or set the configuration of the IDE devices installed in the system.

```
                          BIOS SETUP UTILITY
   Main     Advanced    PCIPNP     Boot    Security   Chipset     Exit

 IDE Configuration                                DISABLED: disable the
 _____ integrated IDE
                                                  controller.
 SATA#1 Configuration         [Enhanced]          PRIMARY: enables only
   Configure SATA#1 as        [IDE]               the Primary IDE
 SATA#2 Configuration         [Enhanced]          controller
                                                  SECONDARY: enables only
 > Primary IDE Master         : [Not Detected]    the Secondary IDE
 > Primary IDE Slave          : [Not Detected]    controller.
 > Secondary IDE Master       : [Not Detected]    BOTH: enables both IDE
 > Secondary IDE Slave        : [Not Detected]    controllers
 > Third IDE Master           : [Not Detected]
 > Fourth IDE Master          : [Not Detected]
                                                  ←→   Select Screen
                                                  ↑ ↓   Select Item
                                                  Enter Go to SubScreen
                                                  F1    General Help
                                                  F10   Save and Exit
                                                  ESC   Exit

           v02.61 ©Copyright 1985-2006, American Megatrends, Inc.
```

BIOS Menu 4: IDE Configuration

➔ **SATA#1 Configuration [Enhanced]**

Use the **SATA#n** BIOS option to enable the nth SATA drive port.

➔ **Disabled**   The nth SATA drive port is disabled

➔ **Enhanced** DEFAULT   The nth SATA drive port is activated

➔ **Configure SATA#n as [IDE]**

Use the **Configure SATA#n as** BIOS option to specify whether the drive connected to the nth SATA port is a standard IDE drive, a standard SATA drive (AHCI mode) or a SATA drive in a RAID configuration mode.

➔ **IDE** DEFAULT The drive connected to the nth SATA port is configured as an IDE drive

➔ **RAID** The SATA drive connected to the nth SATA drive port is specified as a SATA drive that is part of a RAID array

➔ **AHCI** The SATA drive connected to the nth SATA drive port is specified as a normal SATA drive.

➔ **IDE Master and IDE Slave**

When entering setup, BIOS auto detects the presence of IDE devices. BIOS displays the status of the auto detected IDE devices. The following IDE devices are detected and are shown in the **IDE Configuration** menu:

- Primary IDE Master
- Primary IDE Slave
- Secondary IDE Master
- Secondary IDE Slave
- Third IDE Master
- Fourth IDE Master

The **IDE Configuration** menu (**BIOS Menu 4**) allows changes to the configurations for the IDE devices installed in the system. If an IDE device is detected, and one of the above listed four BIOS configuration options are selected, the IDE configuration options shown in **Section 6.3.2.1** appear.

6.3.2.1 IDE Master, IDE Slave

Use the **IDE Master** and **IDE Slave** configuration menu to view both primary and secondary IDE device details and configure the IDE devices connected to the system.

```
                       BIOS SETUP UTILITY
 Main    Advanced   PCIPNP    Boot    Security  Chipset     Exit

Primary IDE Master                             Select the type of device
_____  connected to the system
Device        :Not Detected

Type                          [Auto]
LBA/Large Mode                [Auto]
Block (Multi-Sector Transfer) [Auto]
PIO Mode                      [Auto]          ←→   Select Screen
DMA Mode                      [Auto]          ↑↓   Select Item
S.M.A.R.T.                    [Auto]          Enter Go to SubScreen
32Bit Data Transfer           [Enabled]       F1    General Help
                                              F10   Save and Exit
                                              ESC   Exit

        v02.61 ©Copyright 1985-2006, American Megatrends, Inc.
```

BIOS Menu 5: IDE Master and IDE Slave Configuration

➔ **Auto-Detected Drive Parameters**

The "grayed-out" items in the left frame are IDE disk drive parameters automatically detected from the firmware of the selected IDE disk drive. The drive parameters are listed as follows:

- **Device**: Lists the device type (e.g. hard disk, CD-ROM etc.)
- **Type**: Indicates the type of devices a user can manually select
- **Vendor**: Lists the device manufacturer
- **Size**: List the storage capacity of the device.
- **LBA Mode**: Indicates whether the LBA (Logical Block Addressing) is a method of addressing data on a disk drive is supported or not.
- **Block Mode**: Block mode boosts IDE drive performance by increasing the amount of data transferred. Only 512 bytes of data can be transferred per interrupt if block mode is not used. Block mode allows transfers of up to 64 KB per interrupt.
- **PIO Mode**: Indicates the PIO mode of the installed device.
- **Async DMA**: Indicates the highest Asynchronous DMA Mode that is supported.
- **Ultra DMA**: Indicates the highest Synchronous DMA Mode that is supported.
- **S.M.A.R.T.**: Indicates whether or not the Self-Monitoring Analysis and Reporting Technology protocol is supported.

▪ **32Bit Data Transfer**: Enables 32-bit data transfer.

➔ **Type [Auto]**

Use the **Type** BIOS option select the type of device the AMIBIOS attempts to boot from after the Power-On Self-Test (POST) is complete.

➔ **Not Installed** BIOS is prevented from searching for an IDE disk drive on the specified channel.

➔ **Auto** DEFAULT The BIOS auto detects the IDE disk drive type attached to the specified channel. This setting should be used if an IDE hard disk drive is attached to the specified channel.

➔ **CD/DVD** The CD/DVD option specifies that an IDE CD-ROM drive is attached to the specified IDE channel. The BIOS does not attempt to search for other types of IDE disk drives on the specified channel.

➔ **ARMD** This option specifies an ATAPI Removable Media Device. These include, but are not limited to:

➔ **ZIP**

➔ **LS-120**

➔ **LBA/Large Mode [Auto]**

Use the **LBA/Large Mode** option to disable or enable BIOS to auto detects LBA (Logical Block Addressing). LBA is a method of addressing data on a disk drive. In LBA mode, the maximum drive capacity is 137 GB.

➔ **Disabled** BIOS is prevented from using the LBA mode control on the specified channel.

➔ **Auto** DEFAULT BIOS auto detects the LBA mode control on the specified

channel.

➔ **Block (Multi Sector Transfer) [Auto]**

Use the **Block (Multi Sector Transfer)** to disable or enable BIOS to auto detect if the device supports multi-sector transfers.

➔ **Disabled** BIOS is prevented from using Multi-Sector Transfer on the specified channel. The data to and from the device occurs one sector at a time.

➔ **Auto** **DEFAULT** BIOS auto detects Multi-Sector Transfer support on the drive on the specified channel. If supported the data transfer to and from the device occurs multiple sectors at a time.

➔ **PIO Mode [Auto]**

Use the **PIO Mode** option to select the IDE PIO (Programmable I/O) mode program timing cycles between the IDE drive and the programmable IDE controller. As the PIO mode increases, the cycle time decreases.

➔ **Auto** **DEFAULT** BIOS auto detects the PIO mode. Use this value if the IDE disk drive support cannot be determined.

➔ **0** PIO mode 0 selected with a maximum transfer rate of 3.3MBps

➔ **1** PIO mode 1 selected with a maximum transfer rate of 5.2MBps

➔ **2** PIO mode 2 selected with a maximum transfer rate of 8.3MBps

➔ **3** PIO mode 3 selected with a maximum transfer rate of 11.1MBps

➔ **4** PIO mode 4 selected with a maximum transfer rate of 16.6MBps

(This setting generally works with all hard disk drives manufactured after 1999. For other disk drives, such as IDE CD-ROM drives, check the specifications of the drive.)

➔ **DMA Mode [Auto]**

Use the **DMA Mode** BIOS selection to adjust the DMA mode options.

➔ **Auto**   **DEFAULT**   BIOS auto detects the DMA mode. Use this value if the IDE disk drive support cannot be determined.

➔ **S.M.A.R.T [Auto]**

Use the **S.M.A.R.T** option to auto-detect, disable or enable Self-Monitoring Analysis and Reporting Technology (SMART) on the drive on the specified channel. **S.M.A.R.T** predicts impending drive failures. The **S.M.A.R.T** BIOS option enables or disables this function.

➔ **Auto**   **DEFAULT**   BIOS auto detects HDD SMART support.

➔ **Disabled**   Prevents BIOS from using the HDD SMART feature.

➔ **Enabled**   Allows BIOS to use the HDD SMART feature

➔ **32Bit Data Transfer [Enabled]**

Use the **32Bit Data Transfer** BIOS option to enables or disable 32-bit data transfers.

➔ **Disabled**   Prevents the BIOS from using 32-bit data transfers.

➔ **Enabled**   **DEFAULT**   Allows BIOS to use 32-bit data transfers on supported hard disk drives.

6.3.3 Super IO Configuration

Use the **Super IO Configuration** menu (**BIOS Menu 6**) to set or change the configurations for the FDD controllers, parallel ports and serial ports.

```
                          BIOS SETUP UTILITY
   Main    Advanced   PCIPNP     Boot    Security  Chipset     Exit

Configure ITE8718 Super IO Chipset                 Allows BIOS to select
───────────────────────────────────────────────── Serial Port Base
Serial Port1 Address            [3F8/IRQ4]         Addresses
  Serial Port1 Mode             [Normal]
Serial Port2 Address            [2F8/IRQ3]
  Serial Port2 Mode             [Normal]

                                                   ←→   Select Screen
                                                   ↑ ↓  Select Item
                                                   Enter Go to SubScreen
                                                   F1    General Help
                                                   F10   Save and Exit
                                                   ESC   Exit

        v02.61 ©Copyright 1985-2006, American Megatrends, Inc.
```

BIOS Menu 6: Super IO Configuration

➔ **Serial Port1 Address [3F8/IRQ4]**

Use the **Serial Port1 Address** option to select the Serial Port 1 base address.

➔ **Disabled**   No base address is assigned to Serial Port 1

➔ **3F8/IRQ4**   DEFAULT   Serial Port 1 I/O port address is 3F8 and the interrupt address is IRQ4

➔ **3E8/IRQ4**   Serial Port 1 I/O port address is 3E8 and the interrupt address is IRQ4

➔ **2E8/IRQ3**   Serial Port 1 I/O port address is 2E8 and the interrupt address is IRQ3

➔ **Serial Port1 Mode [Normal]**

Use the **Serial Port1 Mode** option to select the transmitting and receiving mode for the first serial port.

➔ **Normal**   DEFAULT   Serial Port 1 mode is normal

➔ **IrDA**   Serial Port 1 mode is IrDA

➔ **ASK IR**   Serial Port 1 mode is ASK IR

➔ **Serial Port2 Address [2F8/IRQ3]**

Use the **Serial Port2 Address** option to select the Serial Port 2 base address.

➔ **Disabled**   No base address is assigned to Serial Port 2

➔ **2F8/IRQ3** DEFAULT Serial Port 2 I/O port address is 3F8 and the interrupt address is IRQ3

➔ **3E8/IRQ4**   Serial Port 2 I/O port address is 3E8 and the interrupt address is IRQ4

➔ **2E8/IRQ3**   Serial Port 2 I/O port address is 2E8 and the interrupt address is IRQ3

➔ **Serial Port2 Mode [Normal]**

Use the **Serial Port2 Mode** option to select the Serial Port2 operational mode.

➔ **Normal**   DEFAULT Serial Port 2 mode is normal

➔ **IrDA**   Serial Port 2 mode is IrDA

➔ **ASK IR**   Serial Port 2 mode is ASK IR

6.3.4 Hardware Health Configuration

The **Hardware Health Configuration** menu (**BIOS Menu 7**) shows the operating temperature, fan speeds and system voltages.

```
                         BIOS SETUP UTILITY
   Main     Advanced    PCIPNP     Boot     Security   Chipset     Exit

Hardware Health Event Monitoring
_____
CPU_FAN Mode Setting              [Full On Mode]
_____

CPU Temperature                   :33ºC/91ºF
System Temperature #1             :41ºC/105ºF

CPU FAN Speed                     :1967 RPM
SYS FAN Speed                     :N/A

CPU Core                          :1.312 V
DDR2 1.8V                         :1.840 V
+3.30V                            :3.248 V
+12.0V                            :12.032 V          ←→   Select Screen
5VSB                              :4.972 V           ↑ ↓  Select Item
VBAT                              :3.184 V           Enter Go to SubScreen
                                                     F1    General Help
                                                     F10   Save and Exit
                                                     ESC   Exit
         v02.61 ©Copyright 1985-2006, American Megatrends, Inc.
```

BIOS Menu 7: Hardware Health Configuration

➔ **CPU FAN Mode Setting [Full On Mode]**

Use the **CPU FAN Mode Setting** option to configure the second fan.

➔ **Full On Mode**   DEFAULT   Fan is on all the time

➔ **Automatic mode**   Fan is off when the temperature is low enough. Parameters must be set by the user.

➔ **PWM Manual mode**   Pulse width modulation set manually

When the **CPU FAN Mode Setting** option is in the **Automatic Mode**, the following parameters can be set.

▪ CPU Temp. Limit of OFF

▪ CPU Temp. Limit of Start

▪ CPU Fan Start PWM

▪ Slope PWM 1

When the **CPU FAN Mode Setting** option is in the **PWM Manual Mode**, the following parameters can be set.

▪ CPU Fan PWM control

➔ **CPU Temp. Limit of OFF [000]**

 WARNING:

Setting this value too high may cause the fan to stop when the CPU is at a high temperature and therefore cause the system to be damaged.

The **CPU Temp. Limit of OFF** option can only be set if the **CPU FAN Mode Setting** option is set to **Automatic Mode**. Use the **CPU Temp. Limit of OFF** option to select the CPU temperature at which the cooling fan should automatically turn off. To select a value, select the **CPU Temp. Limit of OFF** option and enter a decimal number between 000 and 127. The temperature range is specified below.

▪ Minimum Value: 0°C
▪ Maximum Value: 127°C

➔ **CPU Temp. Limit of Start [020]**

 WARNING:

Setting this value too high may cause the fan to start only when the CPU is at a high temperature and therefore cause the system to be damaged.

The **CPU Temp. Limit of Start** option can only be set if the **CPU FAN Mode Setting** option is set to **Automatic Mode**. Use the **CPU Temp. Limit of Start** option to select the CPU temperature at which the cooling fan should automatically turn on. When the fan starts, it rotates using the starting pulse width modulation (PWM) specified in the **Fan 3 Start PWM** option below. To select a value, select the **CPU Temp. Limit of Start** option

and enter a decimal number between 000 and 127. The temperature range is specified below.

- ▪ Minimum Value: 0°C
- ▪ Maximum Value: 127°C

➔ **CPU Fan Start PWM [070]**

The **Fan 3 Start PWM** option can only be set if the **CPU FAN Mode Setting** option is set to **Automatic Mode**. Use the **Fan 3 Start PWM** option to select the PWM mode the fan starts to rotate with after the temperature specified in the **Temperature 3 Limit of Start** is exceeded. The Super I/O chipset supports 128 PWM modes. To select a value, select the **Fan 3 Start PWM** option and enter a decimal number between 000 and 127. The temperature range is specified below.

- ▪ PWM Minimum Mode: 0
- ▪ PWM Maximum Mode: 127

➔ **Slope PWM 1 [1 PWM]**

The **Slope PWM 1** option can only be set if the **CPU FAN Mode Setting** option is set to **Automatic Mode**. Use the **Slope PWM 1** option to select the linear rate at which the PWM mode increases with respect to an increase in temperature. A list of available options is shown below:

- ▪ 0 PWM
- ▪ 1 PWM
- ▪ 2 PWM
- ▪ 4 PWM
- ▪ 8 PWM
- ▪ 16 PWM
- ▪ 32 PWM
- ▪ 64 PWM

The following system parameters and values are shown. The system parameters that are monitored are:

- ▪ **System Temperatures**: The following system temperatures are monitored

○ CPU Temperature

○ System Temperature

▪ **Fan Speeds**: The CPU cooling fan speed is monitored.

○ CPU Fan Speed

○ System Fan Speed

▪ **Voltages**: The following system voltages are monitored

○ CPU Core

○ DDR2 +1.80V

○ +3.30V

○ +12.0V

○ +5VSB

○ VBAT

6.3.5 ICP Power Configuration

Use the **ICP Power Configuration** menu (**BIOS Menu 8**) to setup ACPI configuration and power configuration.

```
                         BIOS SETUP UTILITY
   Main     Advanced    PCIPNP      Boot     Security   Chipset     Exit

 > ACPI Configuration                                  Section for Advanced
 > Power Configuration                                 ACPI Configuration




                                                 ←→   Select Screen
                                                 ↑ ↓  Select Item
                                                 Enter Go to SubScreen
                                                 F1    General Help
                                                 F10   Save and Exit
                                                 ESC   Exit

         v02.61 ©Copyright 1985-2006, American Megatrends, Inc.
```

BIOS Menu 8: ICP Power Configuration

6.3.5.1 ACPI Configuration

Use the **ACPI Configuration** menu (**BIOS Menu 9**) to select the ACPI state when the system is suspended.

```
                        BIOS SETUP UTILITY
  Main     Advanced    PCIPNP    Boot    Security  Chipset     Exit

 ACPI Settings                                   Select the ACPI state
 _____     used for System suspend
 Suspend mode                    [S1 (POS)]


                                                 ←→    Select Screen
                                                 ↑ ↓   Select Item
                                                 Enter Go to SubScreen
                                                 F1    General Help
                                                 F10   Save and Exit
                                                 ESC   Exit
          v02.61 ©Copyright 1985-2006, American Megatrends, Inc.
```

BIOS Menu 9: ACPI Configuration

➔ **Suspend Mode [S1(POS)]**

Use the **Suspend Mode** option to specify the sleep state the system enters when it is not being used.

➔ **S1 (POS)**   The system enters S1(POS) sleep state. The system appears off. The CPU is stopped; RAM is refreshed; the system is running in a low power mode.

➔ **S3 (STR)** DEFAULT   The system enters S3(STR) sleep state.

6.3.5.2 Power Configuration

The **Power Configuration** menu (**BIOS Menu 10**) allows the advanced power management options to be configured.

```
                    BIOS SETUP UTILITY
 Main    Advanced   PCIPNP    Boot    Security  Chipset    Exit

Power Configuration                          Power Off
_____      Power On
Restore on AC Power Loss      [Last State]   Last State

Advanced Resume Event Controls
Resume On KeyBoard/Mouse       [Disabled]
Resume On PCI-Express WAKE#    [Enabled]
                                             ←→   Select Screen
                                             ↑ ↓  Select Item
                                             Enter Go to SubScreen
                                             F1    General Help
                                             F10   Save and Exit
                                             ESC   Exit

      v02.61 ©Copyright 1985-2006, American Megatrends, Inc.
```
**BIOS Menu 10: ACPI Configuration**

➔ **Restore on AC Power Loss [Last State]**

Use the **Restore on AC Power Loss** BIOS option to specify what state the system returns to if there is a sudden loss of power to the system.

➔ **Power Off**   The system remains turned off

➔ **Power On**   The system turns on

➔ **Last State** DEFAULT The system returns to its previous state. If it was on, it turns itself on. If it was off, it remains off.

➔ **Resume on Keyboard/Mouse [Disabled]**

Use the **Resume on Keyboard/Mouse** BIOS option to enable activity on either the keyboard or mouse to rouse the system from a suspend or standby state. That is, the system is roused when the mouse is moved or a button on the keyboard is pressed.

➔ **Disabled** DEFAULT   Wake event not generated by activity on the keyboard or mouse

➔ **Resume On KeyBoard**   Wake event generated by activity on the keyboard

➔ **Resume On**   Wake event generated by activity on the mouse

Mouse

➔ **Enabled**   Wake event generated by activity on the keyboard or
                                 mouse

➔ **Resume on PCI-Express WAKE# [Enabled]**

The **Resume on PCI-Express WAKE#** BIOS option specifies if the system is roused from
a suspended or standby state when there is activity on the PCI-Express bus.

➔ **Enabled**   DEFAULT   Wake event generated by PCI-Express activity
➔ **Disabled**   Wake event not generated by PCI-Express activity

6.3.6 AHCI Configuration

NOTE:

Advanced Host Controller Interface (AHCI) is a new programming
interface for SATA host controllers. AHCI systems do not have
master/slave designation for SATA devices, each device is treated as a
master, and hardware-assisted native command queuing.

Use the **AHCI Settings** menu (**BIOS Menu 11**) to report on the auto-detection of devices
connected to the onboard SATA drive connectors.

```
                              BIOS SETUP UTILITY
   Main    Advanced   PCIPNP    Boot    Security  Chipset     Exit

 AHCI Settings                                        Some SATA CD/DVD in AHCI
 ──────────────────────────────────────────────      mode need to wait ready
                                                      longer
 > AHCI Port0 [Not Detected]
 > AHCI Port1 [Not Detected]
 > AHCI Port2 [Not Detected]
 > AHCI Port3 [Not Detected]
 > AHCI Port4 [Not Detected]
 > AHCI Port5 [Not Detected]                          ←→   Select Screen
                                                      ↑ ↓  Select Item
                                                      Enter Go to SubScreen
                                                      F1   General Help
                                                      F10  Save and Exit
                                                      ESC  Exit

          v02.61 ©Copyright 1985-2006, American Megatrends, Inc.
```
BIOS Menu 11: AHCI Configuration

➔ **AHCI Port n [Not Detected]**

Use the **AHCI Port n** BIOS option to check what AHCI (Advanced Host Controller Interface) devices are detected to a specified SATA drive connector. If a device is detected, selecting the BIOS option, e.g. "**AHCI Port 3**" opens a new window.

6.3.6.1 AHCI Port n

Use the **AHCI Port n** configuration menu (**BIOS Menu 12**) to configure the drive connected to SATA connector n.

```
                          BIOS SETUP UTILITY
    Main     Advanced     PCIPNP     Boot     Security   Chipset       Exit

 AHCI Port0                                          Select the type of device
 _____        connected to the system
 Device    :Not Detected
 _____
 SATA Port0                        [Auto]
 S.M.A.R.T.                        [Enabled]

                                                    ←→    Select Screen
                                                    ↑ ↓   Select Item
                                                    Enter Go to SubScreen
                                                    F1    General Help
                                                    F10   Save and Exit
                                                    ESC   Exit

         v02.61 ©Copyright 1985-2006, American Megatrends, Inc.
```

BIOS Menu 12: AHCI Port n Configuration Menu

➔ **SATA Port n [Auto]**

Use the **SATA Port n** option to enable the system to auto-detect the type of drive connected to SATA drive connector n.

➔ **Auto**   **DEFAULT**   Automatically detects the drive type connected to the system

➔ **Not Installed**   Specifies no device is connected to the serial port n.

➔ **S.M.A.R.T [Enabled]**

Use the **S.M.A.R.T** option to enable S.M.A.R.T (Self-Monitoring, Analysis, and Reporting Technology) on the drive connected to SATA drive connector n.

➔ **Disabled**   S.M.A.R.T is disabled on the drive connected to SATA drive connector n on the system

➔ **Enabled**   **DEFAULT**   S.M.A.R.T is enabled on the drive connected to SATA drive connector n on the system

6.3.7 Remote Access Configuration

Use the **Remote Access Configuration** menu (**BIOS Menu 13**) to configure remote access parameters. The **Remote Access Configuration** is an AMIBIOS feature and allows a remote host running a terminal program to display and configure the BIOS settings.

```
                        BIOS SETUP UTILITY
   Main    Advanced    PCIPNP     Boot    Security  Chipset     Exit

Configure Remote Access type and parameters            Select Remote Access
────────────────────────────────────────────────      type.
Remote Access                      [Disabled]


                                                       ←→    Select Screen
                                                       ↑ ↓   Select Item
                                                       Enter Go to SubScreen
                                                       F1    General Help
                                                       F10   Save and Exit
                                                       ESC   Exit
        v02.61 ©Copyright 1985-2006, American Megatrends, Inc.
```
BIOS Menu 13: Remote Access Configuration

➔   **Remote Access [Disabled]**

Use the **Remote Access** option to enable or disable access to the remote functionalities of the system.

➔   **Disabled**   DEFAULT   Remote access is disabled.

➔   **Enabled**   Remote access configuration options shown below appear:

➔   **Serial Port Number**

➔   **Serial Port Mode**

➔   **Redirection after BIOS POST**

➔   **Terminal Type**

These configuration options are discussed below.

➔ **Serial Port Number [COM1]**

Use the **Serial Port Number** option to select the serial port used for remote access.

➔ **COM1** DEFAULT System is remotely accessed through COM1

➔ **COM2** System is remotely accessed through COM2

NOTE: Make sure the selected COM port is enabled through the Super I/O configuration menu.

➔ **Base Address, IRQ [3F8h,4]**

The **Base Address, IRQ** option cannot be configured and only shows the interrupt address of the serial port listed above.

➔ **Serial Port Mode [115200 8,n,1]**

Use the **Serial Port Mode** option to select baud rate through which the console redirection is made. The following configuration options are available

- 115200 8,n,1 **DEFAULT**
- 57600 8,n,1
- 38400 8,n,1
- 19200 8,n,1
- 09600 8,n,1

![NOTE icon] **NOTE:**

Identical baud rate setting musts be set on the host (a management computer running a terminal software) and the slave

➔ **Redirection After BIOS POST [Always]**

Use the **Redirection After BIOS POST** option to specify when console redirection should occur.

➔ **Disabled**   The console is not redirected after POST

➔ **Boot Loader**   Redirection is active during POST and during Boot Loader

➔ **Always**   DEFAULT   Redirection is always active (Some OSes may not work if set to Always)

➔ **Terminal Type [ANSI]**

Use the **Terminal Type** BIOS option to specify the remote terminal type.

➔ **ANSI**   DEFAULT   The target terminal type is ANSI

➔ **VT100**   The target terminal type is VT100

➔ **VT-UTF8**   The target terminal type is VT-UTF8

6.3.8 Trusted Computing

Use the **Trusted Computing** menu (**BIOS Menu 14**) to configure settings related to the Trusted Computing Group (TCG) Trusted Platform Module (TPM).

```
                      BIOS SETUP UTILITY
   Main    Advanced   PCIPNP    Boot    Security  Chipset     Exit

 Trusted Computing                                   Enable/Disable TPM TCG
 _____   (TPM 1.1/1.2) supp in
                                                     BIOS.
 TCG/TPM Support               [No]




                                                 ←→   Select Screen
                                                 ↑ ↓  Select Item
                                                 Enter Go to SubScreen
                                                 F1   General Help
                                                 F10  Save and Exit
                                                 ESC  Exit
       v02.61 ©Copyright 1985-2006, American Megatrends, Inc.
```

BIOS Menu 14: Trusted Computing

➔ **TCG/TPM Support [No]**

Use the **TCG/TPM Support** option to configure support for the TPM.

➔ **No** DEFAULT TPM support is disabled.

➔ **Yes**   TPM support is enabled.

6.3.9 USB Configuration

Use the **USB Configuration** menu (**BIOS Menu 15**) to read USB configuration information and configure the USB settings.

```
                          BIOS SETUP UTILITY
  Main     Advanced    PCIPNP     Boot     Security   Chipset      Exit

 USB Configuration                               Enables USB host
 _____        controllers

 Module Version – 2.24.3-13.4

 USB Devices Enabled:
          None

 USB Functions                 [Enabled]       ←→   Select Screen
 USB 2.0 Controller            [Enabled]       ↑ ↓   Select Item
 Legacy USB Support            [Enabled]       Enter Go to SubScreen
 USB 2.0 Controller Mode       [HiSpeed]       F1    General Help
                                               F10   Save and Exit
                                               ESC   Exit

        v02.61 ©Copyright 1985-2006, American Megatrends, Inc.
```

BIOS Menu 15: USB Configuration

➔ **USB Function [Enabled]**

Use the **USB Function** BIOS option to enable or disable USB function support.

➔ **Disabled**   USB function support disabled

➔ **Enabled**   DEFAULT   USB function support enabled

➔ **USB 2.0 Controller [Enabled]**

This option is not user configurable.

➔ **Legacy USB Support [Enabled]**

Use the **Legacy USB Support** BIOS option to enable USB mouse and USB keyboard support.

Normally if this option is not enabled, any attached USB mouse or USB keyboard does not become available until a USB compatible operating system is fully booted with all USB drivers loaded. When this option is enabled, any attached USB mouse or USB keyboard can control the system even when there is no USB driver loaded onto the system.

➔ **Disabled**   Legacy USB support disabled

➔ **Enabled**   DEFAULT   Legacy USB support enabled

➔ **Auto**   Legacy USB support disabled if no USB devices are
                               connected

➔ **USB2.0 Controller Mode [HiSpeed]**

Use the **USB2.0 Controller Mode** option to set the speed of the USB2.0 controller.

➔ **FullSpeed**   The controller is capable of operating at 12Mb/s

➔ **HiSpeed**   DEFAULT   The controller is capable of operating at 480Mb/s

6.4 PCI/PnP

Use the PCI/PnP menu (**BIOS Menu 16**) to configure advanced PCI and PnP settings.

```
                        BIOS SETUP UTILITY
   Main     Advanced    PCIPNP     Boot    Security  Chipset     Exit

Advanced PCI/PnP Settings                      Available:Specified IRQ
───────────────────────────────────────       is available to be use
WARNING: Setting wrong values in below sections the PCI/PnP devices
         may cause system to malfunction       Reserved: Specified IRQ
IRQ3                          [Reserved]        is reserved for use by
IRQ4                          [Reserved]        legacy ISA devices
IRQ5                          [Available]
IRQ7                          [Available]
IRQ9                          [Available]
IRQ10                         [Available]
IRQ11                         [Available]
IRQ14                         [Available]
IRQ15                         [Available]

DMA Channel 0                 [Available]       ←→   Select Screen
DMA Channel 1                 [Available]       ↑↓   Select Item
DMA Channel 3                 [Available]       Enter Go to SubScreen
DMA Channel 5                 [Available]       F1    General Help
DMA Channel 6                 [Available]       F10   Save and Exit
DMA Channel 7                 [Available]       ESC   Exit

Reserved Memory Size          [Disabled]

      v02.61 ©Copyright 1985-2006, American Megatrends, Inc.
```

BIOS Menu 16: PCI/PnP Configuration

⚡ **WARNING:**

Setting wrong values for the BIOS selections in the PCIPnP BIOS menu may cause the system to malfunction.

➔ **IRQ#   [Available]**

Use the **IRQ#** address to specify what IRQs can be assigned to a particular peripheral device.

➔ **Available** **DEFAULT**   The specified IRQ is available to be used by PCI/PnP devices

➔ **Reserved**   The specified IRQ is reserved for use by Legacy ISA devices

Available IRQ addresses are:

- IRQ3
- IRQ4
- IRQ5
- IRQ7
- IRQ9
- IRQ10
- IRQ 11
- IRQ 14
- IRQ 15

➔ **DMA Channel# [Available]**

Use the **DMA Channel#** option to assign a specific DMA channel to a particular PCI/PnP device.

➔ **Available** **DEFAULT**   The specified DMA is available to be used by PCI/PnP devices

è **Reserved**   The specified DMA is reserved for use by Legacy
                                ISA devices

Available DMA Channels are:

- ▪ DM Channel 0
- ▪ DM Channel 1
- ▪ DM Channel 3
- ▪ DM Channel 5
- ▪ DM Channel 6
- ▪ DM Channel 7

è **Reserved Memory Size [Disabled]**

Use the **Reserved Memory Size** BIOS option to specify the amount of memory that
should be reserved for legacy ISA devices.

è **Disabled**   DEFAULT   No memory block reserved for legacy ISA devices

è **16K**   16KB reserved for legacy ISA devices

è **32K**   32KB reserved for legacy ISA devices

è **64K**   54KB reserved for legacy ISA devices

6.5 Boot

Use the Boot menu (**BIOS Menu 17**) to configure system boot options.

```
                        BIOS SETUP UTILITY
   Main     Advanced   PCIPNP    Boot    Security   Chipset     Exit

 Boot Settings                                    Configure settings
 _____ during system boot.
 > Boot Settings Configuration


                                                 ←→   Select Screen
                                                 ↑↓   Select Item
                                                 Enter Go to SubScreen
                                                 F1    General Help
                                                 F10   Save and Exit
                                                 ESC   Exit

        v02.61 ©Copyright 1985-2006, American Megatrends, Inc.
```
        BIOS Menu 17: Boot

6.5.1 Boot Settings Configuration

Use the Boot Settings Configuration menu (**BIOS Menu 18**) to configure advanced system boot options.

```
                        BIOS SETUP UTILITY
   Main     Advanced   PCIPNP    Boot    Security   Chipset     Exit

 Boot Settings Configuration                      Allows BIOS to skip
 _____ certain tests while
 Quick Boot                   [Enabled]           booting. This will
 Quiet Boot                   [Enabled]           decrease the time needed
 AddOn ROM Display Mode       [Force BIOS]         to boot the system.
 Bootup Num-Lock              [On]
 Boot from LAN Support (82573L)  [Disabled]
                                                 ←→   Select Screen
                                                 ↑↓   Select Item
                                                 Enter Go to SubScreen
                                                 F1    General Help
                                                 F10   Save and Exit
                                                 ESC   Exit

        v02.61 ©Copyright 1985-2006, American Megatrends, Inc.
```
        BIOS Menu 18: Boot Settings Configuration

➔ **Quick Boot [Enabled]**

Use the **Quick Boot** BIOS option to make the computer speed up the boot process.

➔ **Disabled** No POST procedures are skipped

➔ **Enabled** DEFAULT Some POST procedures are skipped to decrease the system boot time

➔ **Quiet Boot [Enabled]**

Use the **Quiet Boot** BIOS option to select the screen display when the system boots.

➔ **Disabled** Normal POST messages displayed

➔ **Enabled** DEFAULT OEM Logo displayed instead of POST messages

➔ **AddOn ROM Display Mode [Force BIOS]**

The **AddOn ROM Display Mode** option allows add-on ROM (read-only memory) messages to be displayed.

➔ **Force BIOS** DEFAULT Allows the computer system to force a third party BIOS to display during system boot.

➔ **Keep Current** Allows the computer system to display the information during system boot.

➔ **Bootup Num-Lock [On]**

Use the **Bootup Num-Lock** BIOS option to specify if the number lock setting must be modified during boot up.

➔ **Off** Does not enable the keyboard Number Lock automatically. To use the 10-keys on the keyboard, press the Number Lock key located on the upper left-hand corner of the 10-key pad. The Number Lock LED on the keyboard lights up when the Number Lock is engaged.

➔ **On** DEFAULT Allows the Number Lock on the keyboard to be enabled automatically when the computer system boots up. This allows the immediate use of the 10-key numeric keypad located on the right side of the keyboard. To confirm this, the Number

Lock LED light on the keyboard is lit.

➔ **Boot From LAN Support (82573L) [Disabled]**

Use the **BOOT From LAN Support (82573L)** option to enable the Intel® 82573L PCIe GbE controller to boot the system.

➔ **Disabled** **DEFAULT** Cannot be booted from a remote system through the Intel® 82573L PCIe GbE controller

➔ **Enabled** Can be booted from a remote system through the Intel® 82573L PCIe GbE controller

6.6 Security

Use the Security menu (**BIOS Menu 19**) to set system and user passwords.

```
                        BIOS SETUP UTILITY
  Main    Advanced   PCIPNP    Boot   Security  Chipset    Exit

 Security Settings
 _____

 Supervisor Password    :Not Installed
 User Password          :Not Installed

 Change Supervisor Password
 Change User Password
                                            ←→   Select Screen
                                            ↑↓   Select Item
                                            Enter Go to SubScreen
                                            F1   General Help
                                            F10  Save and Exit
                                            ESC  Exit

      v02.61 ©Copyright 1985-2006, American Megatrends, Inc.
```

BIOS Menu 19: Security

➔ **Change Supervisor Password**

Use the **Change Supervisor Password** to set or change a supervisor password. The default for this option is **Not Installed**. If a supervisor password must be installed, select

this field and enter the password. After the password has been added, **Install** appears next to **Change Supervisor Password**.

➔ **Change User Password**

Use the **Change User Password** to set or change a user password. The default for this option is **Not Installed**. If a user password must be cleared, select this field and enter the password. After the password has been added, **Install** appears next to **Change User Password**.

6.7 Chipset

Use the **Chipset** menu to access the NorthBridge and SouthBridge configuration menus

⚠ **WARNING:**

Setting the wrong values for the Chipset BIOS selections in the Chipset BIOS menu may cause the system to malfunction.

```
                         BIOS SETUP UTILITY
   Main    Advanced   PCIPNP    Boot    Security  Chipset    Exit

 Advanced Chipset Settings                         Configure North Bridge
 ────────────────────────────────────────────     features.
 WARNING: Setting wrong values in below section
          may cause system to malfunction.

 > North Bridge Configuration
 > South Bridge Configuration

                                                   ←→   Select Screen
                                                   ↑↓   Select Item
                                                   Enter Go to SubScreen
                                                   F1   General Help
                                                   F10  Save and Exit
                                                   ESC  Exit
        v02.61 ©Copyright 1985-2006, American Megatrends, Inc.
```

BIOS Menu 20: Chipset

6.7.1 North Bridge Configuration

Use the North Bridge Configuration menu (**BIOS Menu 21**) to configure the Northbridge chipset settings.

```
                       BIOS SETUP UTILITY
   Main    Advanced   PCIPNP    Boot    Security  Chipset    Exit

 North Bridge Configuration                      ENABLE: Allow remapping
 _____       of overlapped PCI memory
                                                 above the total physical
 Memory Remap Feature            [Enabled]       memory.
   PCI MMIO Allocation: 4GB To 3072MB
 Memory Hole                     [Disabled]      DISABLE: Do not allow
                                                 remapping of memory.
 Initate Graphic Adapter         [PEG/PCI]
 Internal Graphics Mode Select   [Enabled, 8MB]


                                                 ←→   Select Screen
                                                 ↑↓   Select Item
                                                 Enter Go to SubScreen
                                                 F1   General Help
                                                 F10  Save and Exit
                                                 ESC  Exit
        v02.61 ©Copyright 1985-2006, American Megatrends, Inc.
```
BIOS Menu 21: North Bridge Configuration

➔ **Memory Remap Feature [Enabled]**

Use the **Memory Remap Feature** option to allow the overlapped PCI memory above the total physical memory to be remapped.

➔ **Disabled**　　　　　Overlapped PCI memory cannor be remapped

➔ **Enabled**　　DEFAULT　　Overlapped PCI memory can be remapped

➔ **Memory Hole [Disabled]**

The **Memory Hole** reserves the memory space between 15MB and 16MB for ISA expansion cards that require a specified area of memory to work properly. If an older ISA expansion card is used, please refer to the documentation that came with the card to see if it is necessary to reserve the space.

➔ **Disabled**　　DEFAULT　　Memory is not reserved for ISA expansion cards

➔ **15 MB–16 MB**   Between 15 MB and 16 MB of memory is reserved
for ISA expansion cards

➔ **Initiate Graphic Adapter [PEG/PCI]**

Use the **Initiate Graphic Adapter** option to select the graphics controller used as the
primary boot device. Select either an integrated graphics controller (IGD) or a combination
of PCI graphics controller, a PCI express (PEG) controller or an IGD. Configuration
options are listed below:

- ▪ IGD
- ▪ PCI/IGD
- ▪ PCI/PEG
- ▪ PEG/IGD
- ▪ PEG/PCI   DEFAULT

➔ **Internal Graphics Mode Select [Enable, 8MB]**

The **Internal Graphic Mode Select** option determines the amount of system memory that
can be used by the Internal graphics device.

➔ **Enable, 1MB**   1MB of memory used by internal graphics device

➔ **Enable, 8MB**   DEFAULT   8MB of memory used by internal graphics device

6.7.2 South Bridge Configuration

Use the South Bridge Configuration menu (**BIOS Menu 22**) to configure the Southbridge chipset.

```
                         BIOS SETUP UTILITY
    Main    Advanced   PCIPNP     Boot    Security  Chipset    Exit

 Southbridge Configuration                            Enabled
 ─────────────────────────────────────────────       Disabled

 HAD Controller                   [Disabled]
 ASF Support                      [Enabled]
 Spread Spectrum                  [Disabled]



                                                  ←→   Select Screen
                                                  ↑↓   Select Item
                                                  Enter Go to SubScreen
                                                  F1    General Help
                                                  F10   Save and Exit
                                                  ESC   Exit
         v02.61 ©Copyright 1985-2006, American Megatrends, Inc.
```
          BIOS Menu 22: South Bridge Configuration

➔ **HDA Controller [Disabled]**

Use the **HDA Controller** option to enable the Southbridge high definition audio controller. If the optional IEI AC-KIT-833HD has been connected to the system, or any other HDA device, this option should be enabled.

➔ **Enabled**　　　　　　　　Southbridge HDA controller is enabled

➔ **Disabled**　　**DEFAULT**　　Southbridge HDA controller is disabled

➔ **ASF Support [Enabled]**

Use the **ASF Support** BIOS option to control the system's ability to connect to a remote management server.

➔ **Disabled**　　　　　　The system will not communicate with a remote management server.

➔ **Enabled** DEFAULT The Alert Standard Format (ASF) controller is activated and can communicate with a remote management server.

➔ **Spread Spectrum [Disabled]**

Use the **Spread Spectrum** option to reduce the EMI. Excess EMI is generated when the system clock generator pulses have extreme values. Spreading the pulse spectrum modulates changes in the extreme values from spikes to flat curves, thus reducing the EMI. This benefit may in some cases be outweighed by problems with timing-critical devices, such as a clock-sensitive SCSI device.

➔ **Disabled** DEFAULT EMI not reduced

➔ **Enabled** EMI reduced

6.8 Exit

Use the **Exit** menu (**BIOS Menu 23**) to load default BIOS values, optimal failsafe values and to save configuration changes.

```
                          BIOS SETUP UTILITY
  Main     Advanced   PCIPNP     Boot    Security  Chipset    Exit

 Exit Options                                    Exit system setup after
 _____     saving the changes.
 Save Changes and Exit
 Discard Changes and Exit                        F10 key can be used for
 Discard Changes                                 this operation

 Load Optimal Defaults
 Load Failsafe Defaults                          ←→   Select Screen
                                                 ↑ ↓  Select Item
                                                 Enter Go to SubScreen
                                                 F1   General Help
                                                 F10  Save and Exit
                                                 ESC  Exit

        v02.61 ©Copyright 1985-2006, American Megatrends, Inc.
```

BIOS Menu 23: Exit

➔ **Save Changes and Exit**

Use the **Save Changes and Exit** option to save the changes made to the BIOS options and to exit the BIOS configuration setup program.

➔ **Discard Changes and Exit**

Use the **Discard Changes and Exit** option to exit the BIOS configuration setup program without saving the changes made to the system.

➔ **Discard Changes**

Use the **Discard Changes** option to discard the changes and remain in the BIOS configuration setup program.

➔ **Load Optimal Defaults**

Use the **Load Optimal Defaults** option to load the optimal default values for each of the parameters on the Setup menus. **F9 key can be used for this operation.**

➔ **Load Failsafe Defaults**

Use the **Load Failsafe Defaults** option to load failsafe default values for each of the parameters on the Setup menus. **F8 key can be used for this operation.**

Chapter

7

Software Drivers

7.1 Available Software Drivers

 NOTE:

The content of the CD may vary throughout the life cycle of the product and is subject to change without prior notice. Visit the IEI website or contact technical support for the latest updates.

The following drivers can be installed on the system:

- Intel® chipset driver
- LAN driver
- Audio driver

Installation instructions are given below.

7.2 Driver CD Auto-run

All the drivers for the PCIE-Q350 are on the CD that came with the system. To install the drivers, please follow the steps below.

Step 1: Insert the CD into a CD drive connected to the system.

 NOTE:

If the system does not initiate the "autorun" program when the CD is inserted, click the **Start** button, select **Run**, then type **X:\autorun.exe** (where **X:** is the system CD drive) to access the IEI Driver CD main menu.

Step 2: The driver main menu appears (**Figure 7-1**).

Figure 7-1: Introduction Screen

Step 3: Click PCIE-Q350.

Step 4: A new screen with a list of available drivers appears (Figure 7-2).

Figure 7-2: Available Drivers

Step 5: Select the driver to install from the list in **Figure 7-2**. Detailed driver installation instructions follow below.

7.3 Intel® Chipset Driver

To install the Intel® chipset driver, please follow the steps below.

Step 1: Select PCIE-Q350 from the list in Figure 7-1.

Step 2: Select **INF** from the list in **Figure 7-2**.

Step 3: The window shown in **Figure 7-3** appears.

Figure 7-3: Intel® Chipset Driver Directory

Step 4: Click on the directory icon in **Figure 7-3**.

Step 5: The window in **Figure 7-4** appears.

Figure 7-4: Intel® Chipset Driver Setup Icon

Step 6: Click on the **infinst_autol** setup icon in **Figure 7-4**.

Step 7: The **Intel® Package Manager** begins to extract the installation files. See **Figure 7-5**.

Figure 7-5: Intel® Package Manager

Step 8: The **Intel® Setup Welcome** screen. See **Figure 7-6**.

Figure 7-6: Intel® Setup Welcome Screen

Step 9: Click **NEXT** to continue.

Step 10: The Intel® license agreement in appears.

Figure 7-7: Intel® Chipset Driver License Agreement

Step 11: Accept the terms and conditions by clicking **YES**.

Step 12: The **Readme** file in **Figure 7-8** appears.

Figure 7-8: Readme File

Step 13: Click **NEXT** to continue.

Step 14: The driver is then installed.

Step 15: When the installation process is complete, the Setup Complete screen appears.

See **Figure 7-9**.

Figure 7-9: Intel® Chipset Driver Complete Installation Screen

Step 16: To complete the chipset driver installation, click **FINISH**.

7.4 Intel® Graphics Media Accelerator Driver

To install the chipset driver, please follow the steps below:

Step 1: Select the VGA driver from the list in **Figure 7-2**.

Step 2: A new window opens. See **Figure 7-10**.

Figure 7-10: Select the Operating System

Step 3: Select the operating system from those shown in **Figure 7-10**.

Step 4: A new window appears. See **Figure 7-11**.

Figure 7-11: Intel® Driver Directory

Step 5: Click the directory icon in **Figure 7-11**.

Step 6: A new window appears. See **Figure 7-12**.

Figure 7-12: Intel® VGA Driver Setup Icon

Step 7: Click on the VGA driver installation icon in See **Figure 7-12**.

Step 8: The Readme information file shown in **Figure 7-13** appears.

Figure 7-13: GMA Driver Readme File

Step 9: Click **NEXT** to extract the GMA driver files. See **Figure 7-14**.

Figure 7-14: GMA Driver File Extraction

Step 10: The welcome screen shown in **Figure 7-15** appears.

Figure 7-15: GMA Driver Installation Welcome Screen

Step 11: To continue the installation process, click **NEXT**.

Step 12: The license agreement in **Figure 7-16** appears.

Figure 7-16: GMA Driver License Agreement

Step 13: Click the **YES** in **Figure 7-16** to continue.

Step 14: The installation notice shown in **Figure 7-17** appears.

Figure 7-17: GMA Driver Installing Notice

Step 15: A confirmation screen shown in **Figure 7-18** appears.

Figure 7-18: GMA Driver Installation Complete

Step 16: After selecting when to restart the computer in **Figure 7-18**, click **FINISH**.

7.5 Intel® 82573 PCI Express Gigabit Ethernet Controller Driver

To install the Intel® 82573 PCIe GbE controller, please follow the steps below.

Step 1: Select LAN from the list in Figure 7-2.

Step 2: The window in **Figure 7-19** appears.

Figure 7-19: Intel® 82573 Driver Directory Icon

Step 3: Click on the **Intel® 82573DM** directory icon in **Figure 7-19**.

Step 4: The window in **Figure 7-20** appears.

Figure 7-20: Intel® 82573 Operating System

Step 5: Select the Operating System in **Figure 7-20**.

Step 6: The window in **Figure 7-21** appears.

Step 7: In **Figure 7-21** select the operating system type installed on the system.

Figure 7-21: Select Operating System Type

Step 8: The window in **Figure 7-22** appears.

Figure 7-22: Driver Directory

Step 9: Click on the directory icon. A window containing the Intel® 82573 driver startup icon appears. See **Figure 7-23**.

Figure 7-23: Intel® 82573 Driver Startup Icon

Step 10: Click the startup icon in **Figure 7-23**.

Step 11: The **License Agreement** for the Intel® 82573 appears. See **Figure 7-24**.

Figure 7-24: Intel® 82573 License Agreement

Step 12: Accept the license terms and agreements in and click **NEXT** to continue.

Step 13: Next, select the directory in which the files must be saved. See **Figure 7-25**.

Figure 7-25: Intel® 82573 File Location Select

Step 14: Click **NEXT** to continue.

Step 15: The driver begins to extract the installation files. See **Figure 7-26**.

Figure 7-26: Intel® 82573 Installation Files Extraction

Step 16: The Intel® PRO Network Connections window appears. See **Figure 7-27**.

Figure 7-27: Intel® PRO Network Connections window

Step 17: Click **INSTALL DRIVERS** in **Figure 7-27**.

Step 18: The **Intel® PRO Network Connections Welcome** screen in **Figure 7-28**
appears.

Figure 7-28: Intel® PRO Network Connections Welcome

Step 19: Click NEXT to continue.

Step 20: A new **License Agreement** appears. See **Figure 7-29**.

Figure 7-29: License Agreement

Step 21: Accept the terms and conditions in **Figure 7-29** and click NEXT to continue.

Step 22: The **Setup Type** window in **Figure 7-30** appears.

Figure 7-30: Setup Type

Step 23: Select the setup type in **Figure 7-30** and click **NEXT** to continue.

Step 24: The drivers are installed. See **Figure 7-31**.

Figure 7-31: Intel® 82573 Driver Installation Progress

Step 25: When the driver is installed. Click **FINISH** in the termination screen.

7.6 Realtek HD Audio Driver (ALC883) Installation

To install the Realtek High Definition (HD) Audio driver, please follow the steps below.

NOTE:

This driver only needs to be installed if an external audio kit with a RealTek ALC883 codec is installed.

7.6.1 BIOS Setup

Step 1: Enter the BIOS setup. To do this, reboot the system and press **DEL** during POST.

Step 2: Go to the Southbridge Configuration menu. Enable the High Definition Audio controller.

Step 3: Press **F10** to save the changes and exit the BIOS setup. The system reboots.

7.6.2 Driver Installation

To install the audio driver please follow the steps below.

Step 1: Select **AUDIO** from the list in **Figure 7-2**.

Step 2: A new window opens (Figure 7-32).

Figure 7-32: Select the Audio CODEC

Step 3: Double-click the ALC883 folder.

Step 4: Double-click the appropriate operating system folder (Figure 7-33).

Figure 7-33: Select the OS

Step 5: Double-click the appropriate operating system version folder (Figure 7-34).

Figure 7-34: Select the OS Version

Step 6: Double-click the **Setup.exe** program icon in Figure 7-35.

Figure 7-35: Locate the Setup Program Icon

Step 7: The **InstallShield Wizard** starts (Figure 7-36).

Figure 7-36: The InstallShield Wizard Starts

Step 8: The **InstallShield Wizard** is prepared to guide the user through the rest of the

process (Figure 7-37).

Figure 7-37: Preparing Setup Screen

Step 9: Once initialized, the **InstallShield Wizard** welcome screen appears

(Figure 7-38).

Figure 7-38: InstallShield Wizard Welcome Screen

Step 10: Click **NEXT** to continue the installation.

Step 11: InstallShield starts to install the new software as shown in Figure 7-39.

Figure 7-39: Audio Driver Software Configuration

Step 12: The Installation Wizard updates the system as shown in Figure 7-40.

Figure 7-40: Installation Wizard Updates the System

Step 13: After the driver installation process is complete, a confirmation screen appears

(Figure 7-41).

Figure 7-41: Restart the Computer

Step 14: The confirmation screen offers the option of restarting the computer now or later.

For the settings to take effect, the computer must be restarted. Click **FINISH** to

restart the computer.

7.7 Intel® Matrix Storage Manager Driver Installation

To install the Intel® Matrix Storage Manager driver, please follow the steps below:

Step 1: Select **SATA** from the list in **Figure 7-2**.

Step 2: A new window opens (**Figure 7-42**).

Figure 7-42: SATA RAID Driver Installation Program

Step 3: Double-click the **INTEL®** folder.

Step 4: Double-click the **iata62_cd.exe** program icon in **Figure 7-43**.

Figure 7-43: SATA RAID Setup Program Icon

Step 5: Figure 7-44 shows the **InstallShield Wizard** preparing to guide the user through

the rest of the process.

Figure 7-44: InstallShield Wizard Setup Screen

Step 6: Figure 7-45 shows the **Matrix Storage Manager** software configuring the

installation process.

Figure 7-45: Matrix Storage Manager Setup Screen

Step 7: Figure 7-46 shows the **Matrix Storage Manager** welcome screen.

Figure 7-46: Matrix Storage Manager Welcome Screen

Step 8: Click **NEXT** and a warning appears (Figure 7-47). Read the warning carefully and

decide whether or not to continue the installation process.

Figure 7-47: Matrix Storage Manager Warning Screen

Step 9: Click **NEXT** and a license agreement appears (Figure 7-48).

Figure 7-48: Matrix Storage Manager License Agreement

Step 10: Read the license agreement. To accept the terms and conditions stipulated in
the license agreement shown, click **YES** and the Readme information file shown
in Figure 7-49 appears.

PCIE-Q350 PICMG 1.3 CPU Card

Figure 7-49: Matrix Storage Manager Readme File

Step 11: Read the Readme file information and click **NEXT**.

Step 12: After the driver installation process is complete, a confirmation screen appears

(Figure 7-50).

Figure 7-50: Matrix Storage Manager Setup Complete

Page 161

Step 13: The confirmation screen offers the option of restarting the computer now or later.

For the settings to take effect, the computer must be restarted. Click **FINISH** to

restart the computer.

Appendix

A

BIOS Options

Appendix

B

DIO Interface

B.1 DIO Interface Introduction

The DIO connector on the PCIE-Q350 is interfaced to GIO ports on the iTE Super I/O chipset. The DIO has both 8-bit digital inputs and 8-bit digital outputs. The digital inputs and digital outputs are generally control signals that control the on/off circuit of external devices or TTL devices. Data can be read or written to the selected address to enable the DIO functions.

NOTE:

For further information, please refer to the datasheet for the iTE Super I/O chipset.

B.2 DIO Connector Pinouts

The following table describes how the DIO connector pins are connected to the Super I/O GPIO port 1.

Pin	Description	Super I/O Pin	Super I/O Pin Description
1	Input 0	19 (GP30)	General purpose I/O port 3 bit 0
2	Output 0	27 (GP20)	General purpose I/O port 2 bit 0
3	Input 1	18 (GP31)	General purpose I/O port 3 bit 1
4	Output 1	26 (GP21)	General purpose I/O port 2 bit 1
5	Input 2	17 (GP32)	General purpose I/O port 3 bit 2
6	Output 2	25 (GP22)	General purpose I/O port 2 bit 2
7	Input 3	16 (GP33)	General purpose I/O port 3 bit 3
8	Output 3	24 (GP23)	General purpose I/O port 2 bit 3
9	Input 4	14 (GP34)	General purpose I/O port 3 bit 4
10	Output 4	23 (GP24)	General purpose I/O port 2 bit 4
11	Input 5	13 (GP35)	General purpose I/O port 3 bit 5
12	Output 5	22 (GP25)	General purpose I/O port 2 bit 5
13	Input 6	12 (GP36)	General purpose I/O port 3 bit 6
14	Output 6	21 (GP26)	General purpose I/O port 2 bit 6
15	Input 7	11 (GP37)	General purpose I/O port 3 bit 7

16	Output 7	20 (GP27)	General purpose I/O port 2 bit 7
17	GND	N/A	N/A
18	+5V	N/A	N/A

B.3 Assembly Language Samples

B.3.1 Enable the DIO Input Function

The BIOS interrupt call INT 15H controls the digital I/O. An assembly program to enable digital I/O input functions is listed below.

MOV	AX, 6F08H	Sets the digital port as input
INT	15H	Initiates the INT 15H BIOS call

B.3.2 Enable the DIO Output Function

The BIOS interrupt call INT 15H controls the digital I/O. An assembly program to enable digital I/O output functions is listed below.

MOV	AX, 6F09H	Sets the digital port as output
MOV	BL, 09H	
INT	15H	Initiates the INT 15H BIOS call

Appendix

C

Watchdog Timer

NOTE:

The following discussion applies to DOS environment.   IEI support is contacted or the IEI website visited for specific drivers for more sophisticated operating systems, e.g., Windows and Linux.

The Watchdog Timer is provided to ensure that standalone systems can always recover from catastrophic conditions that cause the CPU to crash. This condition may have occurred by external EMI or a software bug. When the CPU stops working correctly, Watchdog Timer either performs a hardware reset (cold boot) or a Non-Maskable Interrupt (NMI) to bring the system back to a known state.

A BIOS function call (INT 15H) is used to control the Watchdog Timer:

INT 15H:

AH – 6FH Sub-function:	
AL – 2:	Sets the Watchdog Timer's period.
BL:	Time-out value (Its unit-second is dependent on the item "Watchdog Timer unit select" in CMOS setup).

Table C-1: AH-6FH Sub-function

Call sub-function 2 to set the time-out period of Watchdog Timer first. If the time-out value is not zero, the Watchdog Timer starts counting down. While the timer value reaches zero, the system resets. To ensure that this reset condition does not occur, calling sub-function 2 must periodically refresh the Watchdog Timer. However, the Watchdog timer is disabled if the time-out value is set to zero.

A tolerance of at least 10% must be maintained to avoid unknown routines within the operating system (DOS), such as disk I/O that can be very time-consuming.

 NOTE:

When exiting a program it is necessary to disable the Watchdog Timer, otherwise the system resets.

Example program:

; **INITIAL TIMER PERIOD COUNTER**

;

W_LOOP:

        MOV   AX, 6F02H   ;setting the time-out value

        MOV   BL, 30   ;time-out value is 48 seconds

        INT   15H

 ;

; **ADD THE APPLICATION PROGRAM HERE**

;

        CMP   *EXIT_AP, 1*   ;is the application over?

        JNE   *W_LOOP*   ;No, restart the application

        MOV   *AX, 6F02H*   ;disable Watchdog Timer

        MOV   *BL, 0*   ;

        INT   *15H*

;

; **EXIT** ;

Appendix

D

Intel® Matrix Storage Manager

D.1 Introduction

The Intel® ICH9DO chipset can provide data protection for serial ATA (SATA) disks via the Intel® Matrix Storage Manager using one of three fault-tolerant RAID levels: RAID 1, 5 or 10. When using two hard drives, matrix RAID allows RAID 0 and RAID 1 functions to be combined, where critical files can be stored on RAID 1, and RAID 0 can be used for non-critical items such as software. RAID 5 and RAID 0 can be combined to provide higher performance, capacity, and fault tolerance.

⚠️ **CAUTION!**

A configured RAID volume (which may consist of multiple hard drives) appears to an operating system as a contingent storage space. The operating system will not be able to distinguish the physical disk drives contained in a RAID configuration.

D.1.1 Precautions

One key benefit a RAID configuration brings is that a single hard drive can fail within a RAID array without damaging data. With RAID1 array, a failed drive can be replaced and the RAID configuration restored.

⚡ **WARNING!**

Irrecoverable data loss occurs if a working drive is removed when trying to remove a failed drive. It is strongly recommended to mark the physical connections of all SATA disk drives. Drive locations can be identified by attaching stickers to the drive bays. If a drive member of a RAID array should fail, the failed drive can then be correctly identified.

⚠️ **CAUTION!**

Do not accidentally disconnect the SATA drive cables. Carefully route the cables within the chassis to avoid system down time.

D.2 Features and Benefits

- Supports RAID levels 0, 1, 5 and 10
- Supports connectivity to two or more disk drives
- Supported Operating Systems include: Windows XP, Windows Server 2003 and Windows Vista

D.3 Accessing the Intel® Matrix Storage Manager

To access the Intel® Matrix Storage Manager, please follow the steps below.

Step 1: **Connect SATA drives to the system**. Connect two or more SATA drives to the system. Make sure the drives have the same capacity, are the same type and have the same speed.

✔️ **NOTE:**

Make sure the SATA drives are EXACTLY the same when they are configured in a RAID configuration. If they are not the same size, disk drive capacity is sacrificed and overall performance affected.

Step 2: **Enable SATA drives in BIOS**. Start the computer and access the **BIOS** setup program. Enable **SATA** support for all IDE devices. Refer to the applicable BIOS configuration section in this user manual.

Step 3: **Save and Exit BIOS**. After the **SATA** support option is enabled, save and exit the **BIOS**.

Step 4: **Reboot the system**. Reboot the system after saving and exiting the **BIOS**.

Step 5: **Press Ctrl+I**. During the system boot process, press **Ctrl+I** when prompted to enter the RAID configuration software.

Step 6: **Configure the RAID settings**. Use the Intel® Matrix Storage Manager to configure the RAID array. Brief descriptions of configuration options are given below.

Step 7: **Install the OS**. After the RAID array has been configured, install the OS. To do this, please refer to the documentation that came with the OS.

D.4 RAID Configuration

D.4.1 Creating a RAID Volume

> ⚡ **WARNING!**
>
> All data previously stored on the member drives of a RAID configuration are destroyed during the RAID initialization process. If "used" drives are used to create a RAID array, make sure the data has been moved or backed up before creating a RAID array out of the disk drives.

Step 1: **Select** "**Create RAID Volume**." Use the arrow keys to highlight **Create RAID Volume** and press **ENTER**. See **Figure D-1**.

Figure D-1: Matrix Storage Manager Main Menu

Step 2: Name the RAID volume. Enter a name for the RAID volume, or press ENTER to accept the default volume name. Upper and lower case alphabetic, numeric, space, and underscore characters are all applicable for naming an array. See **Figure D-2**.

Figure D-2: Create RAID Volume Name

Step 3: Choose the RAID level. Select a RAID level from the list. RAID levels include RAID 0, 1, 5 and 10. See **Figure D-3**.

![IEI NOTE icon] **NOTE:**

RAID 0 and RAID1 levels require a minimum of two hard drives.

RAID 10 level requires a minimum of four hard drives.

RAID5 level requires a minimum of three hard drives.

Figure D-3: Choose the Raid Level

Step 4:   **Select the Stripe Size**. Select a stripe size from the list. See **Figure D-4**.

Figure D-4: Select the Stripe Size

Step 5: **Enter the Volume Capacity**. Enter the volume capacity, or press ENTER to

accept the default capacity. See **Figure D-5**.

Figure D-5: Enter the Volume Capacity

Step 6: **Create the RAID Volume**. Press ENTER to create the RAID volume as specified.

See **Figure D-6**.

Figure D-6: Create the RAID Volume

Step 7: **Create RAID Volume Verification**. After reading the warning, press **Y** to create the RAID volume as specified, or **N** to return to the **Create RAID Volume** menu. See **Figure D-7**.

Figure D-7: Create RAID Volume Verification

D.4.2 Deleting a RAID Volume

![WARNING icon] **WARNING!**

All data stored on the member drives of a RAID volume are destroyed during the RAID deletion process. Make sure any data to be saved has been moved or backed up before deleting a RAID volume.

Step 1: Select "Delete RAID Volume." Use the arrow keys to highlight Delete RAID Volume and press ENTER. See Figure D-8.


Figure D-8: Delete RAID Volume Menu

Step 2: **Select RAID Volume to be Deleted**. Use the arrow keys to highlight the RAID

volume to be deleted and press ENTER. See **Figure D-9**.

Figure D-9: Select RAID Volume to be Deleted

Step 3: **Delete Volume Verification**. After reading the warning, press **Y** to delete the

specified RAID volume, or **N** to return to the **Delete Volume** menu.

See **Figure D-10**.

Figure D-10: Delete Volume Verification

Step 4: **Non-RAID Disks**. After deleting the RAID volume, the disks belonging to the

volume will be shown as non-RAID disks. See **Figure D-11**.

Figure D-11: Non-RAID Disks

D.4.3 Resetting a Disk to Non-RAID

WARNING!

All data stored on the disk drive of a RAID volume is destroyed when resetting it to non-RAID. Make sure any data to be saved has been moved or backed up before resetting a disk to non-RAID.

Step 1: Select "Reset Disk to Non-RAID." Use the arrow keys to highlight Reset Disk to Non-RAID and press ENTER. See Figure D-12.

Figure D-12: Reset Disk to Non-RAID Menu

Step 2: **Select Disks to Reset**. Use the arrow keys to scroll through the disk drives and press SPACE to select which drives are to be reset as non-RAID. After all the disks to be reset have been chosen, press ENTER. See **Figure D-13**.


**Figure D-13: Select Disk to Reset**

Step 3: **Reset Disk Verification**. After reading the warning, press **Y** to reset the selected disks as non-RAID, or **N** to return to the **Reset RAID Data** menu. See **Figure D-14**.

Figure D-14: Reset Disk Verification

Step 4: **Disk Drive and RAID Volume Status**. After the disk drives have been reset, the **Matrix Storage Manager Main** menu is shown indicating the status of the RAID volumes and disk drives. See **Figure D-15**.

Figure D-15: Disk Drive and RAID Volume Status

D.4.4 Exiting the Matrix Storage Manager

Step 1: Select "Exit." Use the arrow keys to highlight Exit and press ENTER. See Figure D-16.

Figure D-16: Exit Menu

Step 2: **Exit Verification**. Press **Y** to exit the **Matrix Storage Manager**, or **N** to return to

the **Main** menu. See **Figure D-17**.

Figure D-17: Exit Verification

®Technology Corp.

Appendix

E

Hazardous Materials Disclosure

E.1 Hazardous Material Disclosure Table for IPB Products Certified as RoHS Compliant Under 2002/95/EC Without Mercury

The details provided in this appendix are to ensure that the product is compliant with the Peoples Republic of China (China) RoHS standards. The table below acknowledges the presences of small quantities of certain materials in the product, and is applicable to China RoHS only.

A label will be placed on each product to indicate the estimated "Environmentally Friendly Use Period" (EFUP). This is an estimate of the number of years that these substances would "not leak out or undergo abrupt change." This product may contain replaceable sub-assemblies/components which have a shorter EFUP such as batteries and lamps. These components will be separately marked.

Please refer to the table on the next page.

Part Name	Toxic or Hazardous Substances and Elements					
	Lead (Pb)	Mercury (Hg)	Cadmium (Cd)	Hexavalent Chromium (CR(VI))	Polybrominated Biphenyls (PBB)	Polybrominated Diphenyl Ethers (PBDE)
Housing	X	O	O	O	O	X
Display	X	O	O	O	O	X
Printed Circuit Board	X	O	O	O	O	X
Metal Fasteners	X	O	O	O	O	O
Cable Assembly	X	O	O	O	O	X
Fan Assembly	X	O	O	O	O	X
Power Supply Assemblies	X	O	O	O	O	X
Battery	O	O	O	O	O	O
O: This toxic or hazardous substance is contained in all of the homogeneous materials for the part is below the limit requirement in SJ/T11363-2006 X: This toxic or hazardous substance is contained in at least one of the homogeneous materials for this part is above the limit requirement in SJ/T11363-2006						

此附件旨在确保本产品符合中国 RoHS 标准。以下表格标示此产品中某有毒物质的含量符合中国 RoHS 标准规定的限量要求。

本产品上会附有"环境友好使用期限"的标签，此期限是估算这些物质"不会有泄漏或突变"的年限。本产品可能包含有较短的环境友好使用期限的可替换元件，像是电池或灯管，这些元件将会单独标示出来。

部件名称	有毒有害物质或元素					
	铅 (Pb)	汞 (Hg)	镉 (Cd)	六价铬 (CR(VI))	多溴联苯 (PBB)	多溴二苯醚 (PBDE)
壳体	X	O	O	O	O	X
显示	X	O	O	O	O	X
印刷电路板	X	O	O	O	O	X
金属螺帽	X	O	O	O	O	O
电缆组装	X	O	O	O	O	X
风扇组装	X	O	O	O	O	X
电力供应组装	X	O	O	O	O	X
电池	O	O	O	O	O	O
O: 表示该有毒有害物质在该部件所有物质材料中的含量均在 SJ/T11363-2006 标准规定的限量要求以下。						
X: 表示该有毒有害物质至少在该部件的某一均质材料中的含量超出 SJ/T11363-2006 标准规定的限量要求。						

Appendix

F

Compatibility

NOTE:

The compatible items described here have been tested by the IEI R&D team and found to be compatible with the PCIE-Q350

F.1 Compatible Operating Systems

The following operating systems have been successfully run on the PCIE-Q350.

* Microsoft Windows XP with Service Pack 2 (32-bit)
* Microsoft Windows XP with Service Pack 2 (64-bit)
* Microsoft Windows 2000 with Service Pack 4
* Microsoft Windows Server (32-bit)
* Microsoft Windows Server (64-bit)
* Microsoft Windows XP Embedded POS
* Microsoft Windows Vista Business (32-bit)
* Microsoft Windows Vista Business (64-bit)
* Mandriva Linux 2006
* Mandriva Linux 2007
* Ubuntu 7.04
* Fedora Core 7

F.2 Compatible Processors

The following LGA775 processors have been successfully tested on the PCIE-Q350.

CPU	Model Number	Frequency	Bus Speed
Intel® Core™2 Duo	E6700	2.66 GHz	1066 MHz
Intel® Core™2 Quad	Q6600	2.40 GHz	1066 MHz
Intel® Core™2 Duo	E6600	2.40 GHz	1066 MHz
Intel® Core™2 Duo	E6400	2.13 GHz	1066 MHz
Intel® Core™2 Duo	E6300	1.86 GHz	1066 MHz

Intel® Core™2 Duo	E6850	3.00 GHz	1333 MHz
Intel® Core™2 Duo	E6750	2.66 GHz	1333 MHz
Intel® Core™2 Duo	E6550	2.33 GHz	1333 MHz
Intel® Core™2 Duo	E4400	2.00 GHz	800 MHz
Intel® Core™2 Duo	E4300	1.80 GHz	800 MHz
Intel® Pentium® D	820	2.80 GHz	800 MHz
Intel® Pentium® 4	651	3.40 GHz	800 MHz
Intel® Pentium® 4	661	3.60 GHz	800 MHz
Intel® Pentium® 4	670	3.8 GHz	800 MHz
Intel® Pentium® 4	Extreme Edition	3.73 GHz	1066 MHz

F.3 Compatible Memory Modules

NOTE:

The memory modules listed below have been tested on the PCIE-Q350 other memory modules that comply with the specifications may also work on the PCIE-Q350 but have not been tested.

The following memory modules have been successfully tested on the PCIE-Q350

Manufacturer	Model No.	Capacity	Speed
Kingston	KHX5400D2K2/2G	1 GB	667 MHz
Kingston	KHX5400D2K2/1G	512 MB	667 MHz
Kingston	KVR667D2N5/2G	2 GB	667 MHz
Transcend	TS128MLQ64V8J	1 GB	800 MHz
Transcend	TS64MLQ64V6J	512 MB	667 MHz
Transcend	TS64MLQ64V6J	512 MB	667 MHz
Transcend	TS32MLQ64V6M	256 MB	667 MHz
CORSAIR	VS51MB667D2	512 MB	667 MHz
CORSAIR	VS1GB667D2	1 GB	667 MHz
CORSAIR	VS2GB667D2	2 GB	667 MHz
CORSAIR	CM2X1024-6400C4 G	1 GB	800 MHz

F.4 Compatible CD ROM Drives

NOTE:

The CD ROM drives listed below have been tested on the PCIE-Q350 other CD ROM drives s that comply with the specifications may also work on the PCIE-Q350 but have not been tested.

The following CD ROM drives have been successfully tested on the PCIE-Q350.

Manufacturer	Model No.	Speed	Interface	Description
ASUS	CRW-5232A-U/QT	52X	CD-RW	USB 2.0
ASUS	DRW-1814BLT	18x	DVD±RW	SATA
Liteon	LH-2B1S	BD 2x / DVD 12x	BD/DVD±RW	SATA