



# **PISO-730/730-5V PISO-730A/730A-5V**

## **User Manual**

Version 3.7  
Oct. 2011

### **Warranty**

---

All products manufactured by ICP DAS are warranted against defective materials for a period of one year from the date of delivery to the original purchaser.

### **Warning**

---

ICP DAS assumes no liability for damages consequent to the use of this product. ICP DAS reserves the right to change this manual at any time without notice. The information furnished by ICP DAS is believed to be accurate and reliable. However, no responsibility is assumed by ICP DAS for its use, nor for any infringements of patents or other rights of third parties resulting from its use.

### **Copyright**

---

Copyright © 2011 by ICP DAS. All rights are reserved.

### **Trademark**

---

Names are used for identification only and may be registered trademarks of their respective companies.

# Tables of Contents

---

<b>1.</b>	<b>INTRODUCTION .....</b>	<b>4</b>
1.1	FEATURES .....	5
1.2	APPLICATIONS .....	5
1.3	SPECIFICATIONS .....	6
1.3.1	PISO-730/PISO-730-5V .....	6
1.3.2	PISO-730A/PISO-730A-5V .....	7
1.4	ORDER DESCRIPTION .....	8
1.4.1	Options .....	8
1.5	PCI DATA ACQUISITION FAMILY .....	9
1.6	PRODUCT CHECK LIST.....	10
<b>2.</b>	<b>HARDWARE CONFIGURATION .....</b>	<b>11</b>
2.1	BOARD LAYOUT.....	11
2.2	I/O OPERATION .....	12
2.2.1	Non-isolated DO Port Architecture (CON3).....	12
2.2.2	Non-isolated DI Port Architecture (CON2).....	13
2.2.3	Isolated DO Port Architecture (CON1).....	14
2.2.4	Isolated DI Port Architecture (CON1).....	16
2.3	INTERRUPT OPERATION.....	17
2.3.1	Interrupt Block Diagram of PISO-730 Series .....	18
2.3.2	INT_CHAN_0 .....	19
2.3.3	INT_CHAN_1 .....	20
2.3.4	Initial_High, Active_Low Interrupt Source .....	21
2.3.5	Initial_Low, Active_High Interrupt Source .....	22
2.3.6	Multiple Interrupt Source .....	23
2.4	DAUGHTER BOARDS.....	25
2.4.1	DB-16P Isolated Input Board.....	25
2.4.2	DB-16R Relay Board .....	26
2.4.3	DB-24PR, DB-24POR, DB-24C.....	27
2.4.4	Daughter Board Comparison Table .....	28
2.5	PIN ASSIGNMENT AND JUMPER.....	29
2.5.1	Isolated I/O Connector .....	29
2.5.2	TTL-level I/O Connector.....	30
2.5.3	JPI .....	30

<b>3.</b>	<b>SOFTWARE INSTALLATION .....</b>	<b>31</b>
3.1	SOFTWARE INSTALLING PROCEDURE .....	31
3.2	PNP DRIVER INSTALLATION.....	32
3.3	CONFIRM THE SUCCESSFUL INSTALLATION.....	33
<b>4.</b>	<b>I/O CONTROL REGISTER.....</b>	<b>34</b>
4.1	HOW TO FIND THE I/O ADDRESS .....	34
4.1.1	<i>PIO_DriverInit</i> .....	36
4.1.2	<i>PIO_GetConfigAddressSpace</i> .....	37
4.1.3	<i>Show_PIO_PISO</i> .....	38
4.2	THE ASSIGNMENT OF I/O ADDRESS.....	39
4.3	THE I/O ADDRESS MAP.....	41
4.3.1	<i>RESET\ Control Register</i> .....	42
4.3.2	<i>AUX Control Register</i> .....	42
4.3.3	<i>AUX data Register</i> .....	43
4.3.4	<i>INT Mask Control Register</i> .....	43
4.3.5	<i>Aux Status Register</i> .....	44
4.3.6	<i>Interrupt Polarity Control Register</i> .....	44
4.3.7	<i>I/O Data Register</i> .....	45
<b>5.</b>	<b>DEMO PROGRAM.....</b>	<b>46</b>
5.1	DEMO PROGRAMS FOR WINDOWS .....	46
5.2	DEMO PROGRAMS FOR DOS .....	47
5.3	PIO_PISO.EXE FOR DOS .....	48
5.4	PIO_PISO.EXE FOR WINDOWS.....	49
5.5	DEMO1 FOR DOS .....	50
5.6	DEMO2 FOR DOS .....	52
5.7	DEMO3 FOR DOS .....	54
5.7	DEMO4 FOR DOS .....	57
5.8	DEMO5 FOR DOS .....	59
<b>6.</b>	<b>DIAGNOSTIC PROCEDURES .....</b>	<b>61</b>

# 1. Introduction



The PISO-730(-5V) provides 32-channel isolated digital I/O (16×DI and 16×DO) and 32-channel TTL-level digital I/O (16×DI and 16×DO). Each digital output offers a NPN transistor and an integral suppression diode for inductive loads. The PISO-730A(-5A) provides 32-channel isolated digital I/O (16×DI and 16×DO) and 32-channel TTL-level digital I/O (16×DI and 16×DO). Each digital output offers a PNP transistor and an integral suppression diode for inductive loads. Both boards interface to field logic signals, eliminate any ground-loop problems and isolate the host PC from damaging voltages. The isolated I/O channels provide up to 3750 V<sub>DC</sub> of protection.

The PISO-730(-5V)/PISO-730A(-5V) has one 37-pin D-type connector and two 20-pin flat-cable connectors. The flat-cable can be connected to an ADP-20/PCI adapter. The adapter can be fixed on the chassis, installs in a 5 V PCI slot and can support true Plug and Play™.

These cards support various OS versions, such as Linux, DOS, Windows 98/NT/2000, 32/64-bit Windows 7/Vista/XP. DLL and Active X control together with various language sample programs based on Turbo C++, Borland C++, Microsoft C++, Visual C++, Borland Delphi, Borland C++ Builder, Visual Basic, C#.NET, Visual Basic.NET and LabVIEW are provided in order to help users quickly and easily develop their own applications.

## 1.1 Features

---

- PCI Bus
- 32 isolated DIO channels (16×DI and 16×DO)
- 32 TTL-level DIO channels (16×DI and 16×DO)
- Built-in DC/DC converter with 3000 V<sub>DC</sub> isolation
- One DB-37 D-type connector for isolated input and output
- Two separate 20-pin connectors for non-isolated input and output
- 3750 V<sub>rms</sub> photo-isolated protection
- Interrupt source: 2 channels
- Connects directly to DB-24PR, 24POR, DB-24C, DB-16P, DB-16R
- SMD, short card, power saving
- No base address or IRQ switches to set

## 1.2 Applications

---

- Factory automation
- Product test
- Laboratory automation

## 1.3 Specifications

### 1.3.1 PISO-730/PISO-730-5V

Model Name		PISO-730	PISO-730-5V
Digital Input			
Isolation Voltage		3750 Vrms	
Channels	Isolated	16	
	Non-Isolated	16	
Compatibility	Isolated	Optical	
	Non-Isolated	5 V/TTL	
Input Voltage	Isolated	Logic 0: 0 ~ 1 V Logic 1: 9 ~ 24 V (Logic 1: Min. 7 V; Max. 30 V)	Logic 0: 0 ~ 1 V Logic 1: 5 ~ 12 V (Logic 1: Min. 3.5 V; Max.16 V)
	Non-Isolated	Logic 0: 0.8 V max. Logic 1: 2.0 V min.	
Input Impedance		1.2 KΩ, 1 W	-
Response Speed	Isolated	4 kHz (Typical)	
	Non-Isolated	1.2 MHz(Typical)	
Digital Output			
Isolation Voltage		3750 Vrms	
Channels	Isolated	16	
	Non-Isolated	16	
Compatibility	Isolated	Sink, Open Collector	
	Non-Isolated	5 V/TTL	
Output Voltage	Non-Isolated	Logic 0: 0.4 V max. Logic 1: 2.4 V min.	
Output Capability	Isolated	100 mA/+30 V for one channel @ 100% duty	
	Non-Isolated	Sink: 2.4 mA @ 0.8 V Source: 0.8 mA @ 2.0 V	
Response Speed	Isolated	4 kHz (Typical)	
	Non-Isolated	1.2 MHz(Typical)	
General			
Bus Type		5 V PCI, 32-bit, 33 MHz	
Data Bus		8-bit	
Card ID		No	
I/O Connector		Female DB37 x 1 20-pin box header x 2	
Dimensions (L x W x D)		180 mm x 105 mm x 22 mm	
Power Consumption		640 mA @ +5 V	
Operating Temperature		0 ~ 60 °C	
Storage Temperature		-20 ~ 70 °C	
Humidity		5 ~ 85% RH, non-condensing	

## 1.3.2 PISO-730A/PISO-730A-5V

Model Name		PISO-730A	PISO-730A-5V
Digital Input			
Isolation Voltage		3750 Vrms	
Channels	Isolated	16	
	Non-Isolated	16	
Compatibility	Isolated	Optical	
	Non-Isolated	5 V/TTL	
Input Voltage	Isolated	Logic 0: 0 ~ 1 V Logic 1: 9 ~ 24 V (Logic 1: Min. 7 V; Max. 30 V)	Logic 0: 0 ~ 1 V Logic 1: 5 ~ 12 V (Logic 1: Min. 3.5 V; Max. 16 V)
	Non-Isolated	Logic 0: 0.8 V max. Logic 1: 2.0 V min.	
Input Impedance		1.2 K $\Omega$ , 1 W	-
Response Speed	Isolated	4 kHz (Typical)	
	Non-Isolated	1.2 MHz(Typical)	
Digital Output			
Isolation Voltage		3750 Vrms	
Channels	Isolated	16	
	Non-Isolated	16	
Compatibility	Isolated	Source, Open Collector	
	Non-Isolated	5 V/TTL	
Output Voltage	Non-Isolated	Logic 0: 0.4 V max. Logic 1: 2.4 V min.	
Output Capability	Isolated	100 mA/+30 V for one channel @ 100% duty	
	Non-Isolated	Sink: 2.4 mA @ 0.8 V Source: 0.8 mA @ 2.0 V	
Response Speed	Isolated	4 kHz (Typical)	
	Non-Isolated	1.2 MHz(Typical)	
General			
Bus Type		5 V PCI, 32-bit, 33 MHz	
Data Bus		8-bit	
Card ID		No	
I/O Connector		Female DB37 x 1 20-pin box header x 2	
Dimensions (L x W x D)		180 mm x 105 mm x 22 mm	
Power Consumption		640 mA @ +5 V	
Operating Temperature		0 ~ 60 °C	
Storage Temperature		-20 ~ 70 °C	
Humidity		5 ~ 85% RH, non-condensing	

## 1.4 Order Description

---

### ■ PISO-730/730-5V:

16-channel isolated digital input and 16 channel isolated digital output (current sinking) board.

### ■ PISO-730A/730A-5V:

16-channel isolated digital input and 16 channel isolated digital output (current sourcing) board.

### 1.4.1 Options

- DB-24PR, DB-24PR: 24-channel power relay board
- DB-24POR: 24-channel PhotoMos output board
- DB-24C: 24-channel open-collector output board
- DB-16P: 16-channel isolated D/I board
- DB-16R: 16-channel relay board
- ADP-20/PCI: Extender, 20-pin header to 20-pin header for PCI bus I/O boards
- DN-37: I/O connector block with DIN-Rail mounting and 37-pin D-type connector
- DB-37: 37-pin D-Type connector pin-to-pin screw terminal for any 37-pin D-Type connector I/O board



## 1.5 PCI Data Acquisition Family

---

We provide a family of PCI-BUS data acquisition cards. These cards can be divided into three groups as follows:

**1. PCI-series: first generation, isolated or non-isolated cards**

PCI-1002/1202/1800/1802/1602: multi-function family, non-isolated

PCI-P16R16/P16C16/P16POR16/P8R8: D/I/O family, isolated

PCI-TMC12: timer/counter card, non-isolated

**2. PIO-series: cost-effective generation, non-isolated cards**

PIO-823/821: multi-function family

PIO-D168/D144/D96/D64/D56/D48/D24: D/I/O family

PIO-DA16/DA8/DA4: D/A family

**3. PISO-series: cost-effective generation, isolated cards**

PISO-813: A/D card

PISO-P32C32/P32A32/P32S32WU/P64/C64/A64: D/I/O family

PISO-P8R8/P8SSR8AC/P8SSR8DC: D/I/O family

PISO-730/730-5V/730A/730A-5V: D/I/O card

PISO-DA2: D/A card

## 1.6 Product Check List

---

The shipping package includes the following items:

- One PISO-730 series card as follows:
  - ☐ PISO-730
  - ☐ PISO-730-5V
  - ☐ PISO-730A
  - ☐ PISO-730A-5V
- One software utility PCI CD.
- One Quick Start Guide

**It is recommended that you read the Quick Start Guide first.** All the necessary and essential information is given in the Quick Start Guide, including:

- Where to get the software driver, demo programs and other resources.
- How to install the software.
- How to test the card.


### **Attention!**

**If any of these items is missing or damaged, contact the dealer from whom you purchased the product. Please save the shipping materials and carton in case you need to ship or store the product in the future.**

## 2. Hardware configuration



### 2.1 Board Layout



CON1: 16-channel isolated D/I and 16-channel isolated D/O

CON2: 16-channel TTL-Level (non-isolated) D/I

CON3: 16-channel TTL-Level (non-isolated) D/O

JP1: Reserved

## 2.2 I/O Operation


---

### 2.2.1 Non-isolated DO Port Architecture (CON3)

When the PC is powered-up, all operations of non-isolated DO states are cleared to low state. The RESET\ signal is used to clear non-isolated DO states. Refer to Sec. 3.3.1 for more information about the RESET\ signal.

- The RESET\ is in Low-state → all non-isolated DO states are clear to low state


Here's block diagram of the non-isolated DO:



## 2.2.2 Non-isolated DI Port Architecture (CON2)

When the PC is powered-up, non-isolated DI port operations are disabled. The enable/disable for non-isolated DI ports is controlled by the RESET\ signal. Refer to Sec. 3.3.1 for more information about the RESET\ signal.

- The RESET\ is in Low-state → all non-isolated DI operation are disabled
- The RESET\ is in High-state → all non-isolated DI operation are enabled




## 2.2.3 Isolated DO Port Architecture (CON1)

When the PC is powered-up, all operations of isolated DO states are cleared to low state. The RESET\ signal is used to clear isolated DO states. Refer to Sec. 3.3.1 for more information about RESET\ signal.

- The RESET\ is in Low-state → all isolated DO states are clear to low state


Each eight open-collector output channel shares EO.COM (IDO0~IDO7 use EO.COM1 and IDO8~IDO15 use EO.COM2)

**The block diagram of isolated DO (current sinking) is as follows:**



(Recommend : It is necessary to connect a diode1 (..3..) . In the External Device end as means of preventing damage from the counter emf . If your Device is Inductive Load , Ex. Relay ...)


The block diagram of isolated DO (current sourcing) is as follows:



(Recommend : It Is necessary to connect a diode1 (..3..) . In the External Device end as means of preventing damage form the counter emf . If your Device Is Inductive Load , Ex. Relay ...)

## 2.2.4 Isolated DI Port Architecture (CON1)

The PISO-730(-5V)/ PISO-730A(-5V) provides 16-channel isolated digital input. The PISO-730/PISO-730A each of the isolated digital input can accept voltages from 9~30 V<sub>DC</sub>. The PISO-730-5V/PISO-730A-5V each of the isolated digital input can accept voltages from 5~12 V<sub>DC</sub>. Each eight input channels share one external common end point. (IDI0~IDI7 use EI.COM1 and IDI8~IDI15 use EI.COM2)





## 2.3 Interrupt Operation

---

There are two interrupt sources in PISO-730(-5V)/PISO-730A(-5V). These two signals are named as INT\_CHAN\_0 and INT\_CHAN\_1. Their signal sources are given as follows:

INT\_CHAN\_0: DI0

INT\_CHAN\_1: DI1

If only one interrupt signal source is used, the interrupt service routine does not have to identify the interrupt source. Refer to [DEMO3.C](#) and [DEMO4.C](#) for more information.


If there is more than one interrupt source, the interrupt service routine will identify the active signals as follows: (refer to [DEMO5.C](#))

1. Reads the new status of all interrupt signal sources (refer to [Sec 4.3.5](#))
2. Compares the new status with the old status to identify the active signals
3. If INT\_CHAN\_0 is active, services it
4. If INT\_CHAN\_1 is active, services it
5. Updates interrupt status

**Note:**

If the interrupt signal is too short, the new status may be as same as old status. In that condition, the interrupt service routine can not identify which interrupt source is active. So the interrupt signal must be hold\_active long enough until the interrupt service routine is executed. This hold\_time is different for different O.S. The hold\_time can be as short as a micro-second or as long as a second. In general, 20 ms is enough for any O. S.

## 2.3.1 Interrupt Block Diagram of PISO-730 Series



The interrupt output signal of PISO-730(-5V)/PISO-730A(-5V), INT\ is a **level-trigger, Active\_Low signal**. If the INT\ generates a low-pulse, the PISO-730 will interrupt the PC once a time. If the INT\ is fixed in low level, the PISO-730 will interrupt the PC continuously. So the INT\_CHAN\_0/1 must be controlled by **pulse\_type** signals. **They must be fixed in low-level state normally and generate a high\_pulse to interrupt the PC.**


The priority of INT\_CHAN\_0/1 is the same. If these two signals are active at the same time, then INT\ will be activated only once. So the interrupt service routine has to read the status of all interrupt channels for a multi-channel interrupt. Refer to [Sec. 2.3.6](#) for more information.

[DEMO5.C](#) → for multi-channel interrupt source

If only one interrupt source is used, the interrupt service routine doesn't have to read the status of interrupt source. The demo programs [DEMO3.C](#) and [DEMO4.C](#) are designed for single-channel interrupt demo as follows:

[DEMO3.C](#) and [DEMO4.C](#) → for INT\_CHAN\_0 only

## 2.3.2 INT\_CHAN\_0



**The INT\_CHAN\_0 must be fixed in a normal, low-level state and generate a high\_pulse to interrupt the PC.**

The EN0 can be used to enable/disable the INT\_CHAN\_0 as follows: (Refer to [Sec. 4.3.4](#))

EN0=0 → INT\_CHAN\_0=disable  
EN0=1 → INT\_CHAN\_0=enable

The INV0 can be used to invert/non-invert the DI0 as follows: (Refer to [Sec. 4.3.6](#))

INV0=0 → INT\_CHAN\_0=invert state of DI0  
INV0=1 → INT\_CHAN\_0=non-invert state of DI0

Refer to the following demo program for more information:


[DEMO3.C](#) → for INT\_CHAN\_0 (initial high)

[DEMO4.C](#) → for INT\_CHAN\_0 (initial low)

[DEMO5.C](#) → for multi-channel interrupt source

**NOTE: Refer to [Sec. 2.3.4](#) and [Sec. 2.3.5](#) for active high-pulse generation.**

### 2.3.3 INT\_CHAN\_1



**The INT\_CHAN\_1 must be fixed in a normal low-level state and generated a high\_pulse to interrupt the PC.**

The EN1 can be used to enable/disable the INT\_CHAN\_1 as follows: (Refer to [Sec. 4.3.4](#))

EN1=0 →INT\_CHAN\_1=disable  
EN1=1 →INT\_CHAN\_1=enable

The INV1 can be used to invert/non-invert the DI1 as follows: (Refer to [Sec. 4.3.6](#))

INV1=0 →INT\_CHAN\_1=invert state of DI1  
INV1=1 →INT\_CHAN\_1=non-invert state of DI1

Refer to demo program for more information as follows:

[DEMO3.C](#) → for INT\_CHAN\_0 (initial high)  
[DEMO4.C](#) → for INT\_CHAN\_0 (initial low)  
[DEMO5.C](#) → for multi-channel interrupt source

**NOTE: Refer to [Sec. 2.3.4](#) and [Sec. 2.3.5](#) for active high-pulse generation.**


## 2.3.4 Initial\_High, Active\_Low Interrupt Source

If the DIO is an initial\_high, active\_low signal, the interrupt service routine should use INV0 to invert/non-invert the DIO for high\_pulse generation as follows:  
(Refer to [DEMO3.C](#) and the DI1 is similarly)

Initial set:

```
now_int_state=1;          /* initial state for DIO */
outportb(wBase+0x2a,0);   /* select the inverted DIO */
```

```
void interrupt irq_service()
{
    if (now_int_state==1)      /* now DIO is changed to LOW          */(a)
    {                          /* --> INT_CHAN_0=!DIO=HIGH now */
        COUNT_L++;           /* find a LOW_pulse (DIO) */
        If((inport(wBase+7)&1)==0) /* the DIO is still fixed in LOW */
        {                    /* --> needs to generate a high_pulse */
            outportb(wBase+0x2a,1); /* INV0 select the non-inverted input */(b)
            /* INT_CHAN_0=DIO=LOW --> */
            /* INT_CHAN_0 generate a high_pulse */
            now_int_state=0;      /* now DIO=LOW */
        }
        else now_int_state=1;    /* now DIO=HIGH */
        /* doesn't have to generate high_pulse */
    }
    else                      /* now DIO is changed to HIGH          */(c)
    {                          /* --> INT_CHAN_0=DIO=HIGH now */
        COUNT_H++;           /* find a HIGH_pulse (DIO) */
        If((inport(wBase+7)&1)==1) /* the DIO is still fixed in HIGH */
        {                    /* --> needs to generate a high_pulse */
            outportb(wBase+0x2a,0); /* INV0 select the inverted input */(d)
            /* INT_CHAN_0=!DIO=LOW --> */
            /* INT_CHAN_0 generate a high_pulse */
            now_int_state=1;      /* now DIO=HIGH */
        }
        else now_int_state=0;    /* now DIO=LOW */
        /* doesn't have to generate high_pulse */
    }
    if (wIrq>=8) outportb(A2_8259,0x20);
    outportb(A1_8259,0x20);
}
```




## 2.3.5 Initial\_Low, Active\_High Interrupt Source

If the DI0 is an initial\_low, active\_high signal, the interrupt service routine should use INV0 to invert/non-invert the DI0 for high\_pulse generation as follows:  
(Refer to [DEMO4.C](#) and the DI1 is similarly)

Initial set:

```
now_int_state=0;           /* initial state for DI0          */
outportb(wBase+0x2a,1);    /* select the non-inverted DI0 */
```

```
void interrupt irq_service()
{
if (now_int_state==1)      /* now DI0 is changed to LOW          */(c)
{
/* --> INT_CHAN_0=!DI0=HIGH now          */
COUNT_L++;              /* find a LOW_pulse (DI0)          */
If((inport(wBase+7)&1)==0) /* the DI0 is still fixed in LOW    */
{
/* --> needs to generate a high_pulse */
outportb(wBase+0x2a,1); /* INV0 select the non-inverted input */(d)
/* INT_CHAN_0=DI0=LOW -->          */
/* INT_CHAN_0 generate a high_pulse */
now_int_state=0;        /* now DI0=LOW          */
}
else now_int_state=1;    /* now DI0=HIGH          */
/* doesn't have to generate high_pulse */
}
else
/* now DI0 is changed to HIGH          */(a)
{
/* --> INT_CHAN_0=DI0=HIGH now          */
COUNT_H++;              /* find a High_pulse (DI0)          */
If((inport(wBase+7)&1)==1) /* the DI0 is still fixed in HIGH    */
{
/* needs to generate a high_pulse */
outportb(wBase+0x2a,0); /* INV0 select the inverted input    */(b)
/* INT_CHAN_0=!DI0=LOW -->          */
/* INT_CHAN_0 generate a high_pulse */
now_int_state=1;        /* now DI0=HIGH          */
}
else now_int_state=0;    /* now DI0=LOW          */
/* doesn't have to generate high_pulse */
}
}
if (wIrq>=8) outportb(A2_8259,0x20);
outportb(A1_8259,0x20);
}
```




## 2.3.6 Multiple Interrupt Source

Assume: DI0 is initial Low, active High

DI1 is initial High, active Low

as follows:



Refer to [DEMO5.C](#) for source program. **These three falling-edge and rising-edge scenarios can be detected by [DEMO5.C](#).**

### Note:

When the interrupt is active, the user program has to identify the active signals. More than one signal may be simultaneously. The interrupt service routine has to service all active signals at the same time.

Initial set:

```
now_int_state=0x2;          /* Initial state: DI0 at low level, DI1 at high level */
invert=0x1;                 /* non-invert DI0 & invert DI1 */
outportb(wBase+0x2a,invert);
```

```
void interrupt irq_service(){
new_int_state=inportb(wBase+7)&0x03; /* read all interrupt state */
int_c=new_int_state^now_int_state; /* compare which interrupt */
/* signal has changed */


if ((int_c&0x1)!=0)          /* INT_CHAN_0 is active */
{
    if ((new_int_state&0x01)!=0) /* now DI0 changes to high */
    {
        CNT_H1++;
    } else                    /* now DI0 changes to low */
    {
        CNT_L1++;
    } invert=invert^1;        /* to generate a high pulse */
}
if ((int_c&0x2)!=0)
{
    if ((new_int_state&0x02)!=0) /* now DI1 change to high */
    {
        CNT_H2++;
    } else                    /* now DI1 changes to low */
    {
        CNT_L2++;
    } invert=invert^2;        /* to generate a high pulse */
}
now_int_state=new_int_state;
outportb(wBase+0x2a,invert);
if (wIrq>=8) outportb(A2_8259,0x20);
outportb(A1_8259,0x20);
}
```



## 2.4 Daughter Boards


### 2.4.1 DB-16P Isolated Input Board

The DB-16P is a 16-channel isolated digital input daughter board. The optically isolated inputs of the DB-16P consist of a bi-directional photo-coupler with a resistor that acts as a current sensor. Use the DB-16P to sense DC signals from TTL levels up to 24 V or use the DB-16P to sense a wide range of AC signals. This board can also isolate the computer from large common-mode voltages, ground loops and transient voltage spikes that often occur in industrial environments.



## 2.4.2 DB-16R Relay Board


The DB-16R is a 16-channel relay output board, consisting of 16 form-C relays for optimum program-controlled, load switching efficiency. The relays are energized by applying a 12 V/24 V voltage signal to the appropriate relay channel on the 20-pin flat connector. There are 16 enunciator LEDs for each relay, which light when their associated relay is activated.



### 2.4.3 DB-24PR, DB-24POR, DB-24C

DB-24PR	24 x power relays, 5 A/250 V
DB-24POR	24 x PhotoMOS relays, 0.1 A/350 V <sub>AC</sub>
DB-24C	24 x open collectors, 100 mA per channel, 30 V max.

The DB-24PR is a 24-channel power relay output board. It consists of 8 Form-C and 16 Form-A electromechanical relays providing efficient program-controlled load switching. Each relay contact can control a 5 A load at 250 V<sub>AC</sub>/30 V<sub>DC</sub>. The relay is energized by applying a 5-volt signal to the appropriate relay channel on the 20-pin flat cable connector (only 16 are used) or 50-pin flat cable connector (OPTO-22 compatible, for DIO-24 series). 24 enunciator LEDs, one for each relay, light when their associated relay is activated. To avoid overloading your power supply, this board needs a +12 V<sub>DC</sub> or +24 V<sub>DC</sub> external power supply.



**Note:**

50-Pin connector (OPTO-22 compatible), for DIO-24, DIO-48, DIO-144, PIO-D144, PIO-D96, PIO-D56, PIO-D48, PIO-D24

Channel: 16 Form-A Relays, 8 Form C Relays

Relay: Switches up to 5 A at 110 V<sub>AC</sub>/5 A at 30 V<sub>DC</sub>

## 2.4.4 Daughter Board Comparison Table


	20-pin flat-cable header	50-pin flat-cable header	DB-37 header
DB-37	No	No	Yes
DN-37	No	No	Yes
ADP-37/PCI	No	Yes	Yes
ADP-50/PCI	No	Yes	No
DB-24P	No	Yes	No
DB-24PD	No	Yes	Yes
DB-16P8R	No	Yes	Yes
DB-24R	No	Yes	No
DB-24RD	No	Yes	Yes
DB-24C	Yes	Yes	Yes
DB-24PR	Yes	Yes	No
Db-24PRD	No	Yes	Yes
DB-24POR	Yes	Yes	Yes
DB-24SSR	No	Yes	Yes

NOTE: The PISO-730(-5V)/PISO-730A(-5V) has two 20-pin flat-cable headers and one 37 pin D-type Connector.

## 2.5 Pin Assignment and Jumper


### 2.5.1 Isolated I/O Connector

- CON1: The 37 pins of the D-type female connector




## 2.5.2 TTL-level I/O Connector

### ■ CON2: The 20 pins of the flat-cable connector




### ■ CON3: The 20 pins of the flat-cable connector



All signals are TTL Compatible	
High (1)	2.0 ~ 5.0 V(Voltage over 5.0V will damage the device)
None Define	2.0 V ~ 0.8 V
Low(0)	Under 0.8 V

## 2.5.3 JP1

**Note: Reserved**



## 3. Software Installation

The PISO-730 series can be used in DOS and Windows 98/NT/2K and 32-bit/64-bit Windows XP/2003/Vista/7. The recommended installation procedure for windows is given in Sec. 3.1 ~ 3.3. Or refer to Quick Start Guide (CD:\NAPDOS\PCI\PISO-DIO\ Manual\QuickStart\).

<http://ftp.icpdas.com/pub/cd/iocard/pci/napdos/pci/piso-dio/manual/quickstart/>

### 3.1 Software Installing Procedure

- UniDAQ SDK driver (32-bit/64-bit Windows XP/2003/Vista/7):

**Step 1:** Insert the companion CD into the CD-ROM drive and after a few seconds the installation program should start automatically. If it doesn't start automatically for some reason, double-click the **AUTO32.EXE** file in the **NAPDOS** folder on this CD.

**Step 2:** Click the item: "**PCI Bus DAQ Card**".

**Step 3:** Click the item: "**UniDAQ**".

**Step 4:** Click the item: "**DLL for Windows 2000 and XP/2003/Vista 32-bit**".

**Step 5:** Double-Click "**UniDAQ\_Win\_Setup\_x.x.x.x\_xxxx.exe**" file in the **Driver** folder.

- Windows driver (Windows 98/NT/2K and 32-bit Windows XP/2003/Vista/7):

**Step 1:** Insert the companion CD into the CD-ROM drive and after a few seconds the installation program should start automatically. If it doesn't start automatically for some reason, double-click the **AUTO32.EXE** file in the **NAPDOS** folder on this CD.

**Step 2:** Click the item: "**PCI Bus DAQ Card**".

**Step 3:** Click the item: "**PISO-DIO**".

**Step 4:** Click the item "**DLL and OCX for Win95/NT/2K/XP/2003**".

**Step 5:** Double-Click "**PISO-DIO\_Win\_xxx\_.exe**" file in the **Driver** folder.

The setup program will then start the driver installation and copy the relevant files to the specified directory and register the driver on your computer. The directory where the drive is stoned is different for different windows versions, as shown below.

■ **Windows 64-bit Windows XP/2003/Vista/7:**

The UniDAQ.DLL file will be copied into the C:\WINNT\SYSTEM32 folder

The NAPWNT.SYS and UniDAQ.SYS files will be copied into the C:\WINNT\SYSTEM32\DRIVERS folder



**For more detailed UniDAQ.DLL function information, please refer to UniDAQ SDK user manual** (CD:\NAPDOS\PCI\UniDAQ\Manual\).  
<http://ftp.icpdas.com/pub/cd/iocard/pci/napdos/pci/unidaq/maunal/>

■ **Windows NT/2K and 32-bit Windows XP/2003/Vista/7:**

The PISODIO.DLL file will be copied into the C:\WINNT\SYSTEM32 folder

The NAPWNT.SYS and PISO.SYS files will be copied into the C:\WINNT\SYSTEM32\DRIVERS folder

■ **Windows 95/98/ME:**

The PISODIO.DLL and PISODIO.Vxd files will be copied into the C:\Windows\SYSTEM folder



**For more detailed PISODIO.DLL function information, please refer to PISO-DIO\_Win32\_SDK\_Manual.pdf**(CD:\NAPDOS\PCI\PISO-DIO\Manual\).  
<http://ftp.icpdas.com/pub/cd/iocard/pci/napdos/pci/piso-dio/manual/>

## 3.2 PnP Driver Installation

---

Power off the computer and install the PCI-1002 series card. Turn on the computer and Windows 98/ME/2K and 32-bit/64-bit Windows XP/2003/Vista/7 should automatically detect the new PCI device(s) and then ask for the location of the driver files for the hardware. If a problem is encountered during installation, refer to the PCI\_ISA\_PnP\_Driver\_Installation\_in\_Win9x\_2x\_xp.pdf (CD:\NAPDOS\PCI\Manual\) for more information.



### 3.3 Confirm the Successful Installation


---

Make sure the PCI-1002 series cards installed are correct on the computer as follows:

**Step 1:** Select “**Start**” → “**Control Panel**” and then double click the “**System**” icon on Windows.

**Step 2:** Click the “**Hardware**” tab and then click the “**Device Manager**” button.

**Step 3:** Check the PCI-1002 series cards which listed correctly or not, as illustrated below.



## 4. I/O Control Register



### 4.1 How to Find the I/O Address

The plug & play BIOS will assign a proper I/O address to every PIO/PISO series card during the power-up stage. The fixed IDs of PIO/PISO series cards are given as follows:

	PISO-730 <Rev 1.0 ~ Rev 2.0>	PISO-730A <Rev2.0>
Vendor ID	0xE159	0xE159
Device ID	0x02	0x02
Sub Vendor ID	0x80	0x80
Sub Device ID	0x08	0x08
Sub-Aux ID	0x40	0x80

	PISO-730 <Rev 2.3>	PISO-730A <Rev3.3>
Vendor ID	0xE159	0xE159
Device ID	0x01	0x01
Sub Vendor ID	0xCA80	0x62FF
Sub Device ID	0x00	0x00
	0x40	0x80

We provide the following all necessary functions as follows:

1. **PIO\_DriverInit(&wBoard, wSubVendor, wSubDevice, wSubAux)**
2. **PIO\_GetConfigAddressSpace(wBoardNo, \*wBase, \*wlrq, \*wSubVendor, \*wSubDevice, \*wSubAux, \*wSlotBus, \*wSlotDevice)**
3. **Show\_PIO\_PISO(wSubVendor, wSubDevice, wSubAux)**

All functions are defined in PIO.H. Refer to Chapter 4 for more information. Here important driver information:

**1. Resource-allocated information:**

- wBase : BASE address mapping in this PC
- wlrq: IRQ channel number allocated in this PC

**2. PIO/PISO identification information:**

- wSubVendor: subVendor ID of this board
- wSubDevice: subDevice ID of this board
- wSubAux: subAux ID of this board

**3. PC physical slot information:**

- wSlotBus: hardware slot ID1 in this PC slot position
- wSlotDevice: hardware slot ID2 in this PC slot position

The utility program “**PIO\_PISO.EXE**” detects and shows all PIO/PISO cards installed in this PC. Refer to Sec. 4.1 for more information.

## 4.1.1 PIO\_DriverInit

### PIO\_DriverInit(&wBoards, wSubVendor,wSubDevice,wSubAux)

- wBoards=0 to N → number of boards found in this PC
- wSubVendor → subVendor ID of board to find
- wSubDevice → subDevice ID of board to find
- wSubAux → subAux ID of board to find

This function detects all PIO/PISO series card in the system. Implemented is based on the PCI plug & play mechanism-1. It will find all installed PIO/PISO series cards in this system, and saves all their resource in the library.

### Sample program 1: Finds all PISO-730(-5V)/ PISO-730A(-5V) in this PC

```
wSubVendor=0x80; wSubDevice=8; wSubAux=0x40; /* for PISO-730 */
                                ; wSubAux=0x80; /* for PISO-730A */
wRetVal=PIO_DriverInit(&wBoards, wSubVendor,wSubDevice,wSubAux);
printf("There are %d PISO-730 Cards in this PC\n",wBoards);

/* step2: Save resource of all PISO-730(-5V)/PISO-730A(-5V) cards installed
in this PC */
for (i=0; i<wBoards; i++)
{
    PIO_GetConfigAddressSpace(i,&wBase,&wIrq,&wID1,&wID2,&wID3,
                                &wID4,&wID5);
    printf("\nCard_ %d: wBase=%x, wIrq=%x", i,wBase,wIrq);
    wConfigSpace[i][0]=wBaseAddress; /*save all resource of this card */
    wConfigSpace[i][1]=wIrq; /* save all resource of this card */
}
```

### Sample program 2: Find all PIO/PISO in this PC (Refer to Sec. 4.1 for more information)

```
wRetVal=PIO_DriverInit(&wBoards,0xff,0xff,0xff); /*find all PIO_PISO*/
printf("\nThere are %d PIO_PISO Cards in this PC",wBoards);
if (wBoards==0 ) exit(0);

printf("\n-----");
for(i=0; i<wBoards; i++)
{
    PIO_GetConfigAddressSpace(i,&wBase,&wIrq,&wSubVendor,
                                &wSubDevice,&wSubAux,&wSlotBus,&wSlotDevice);

    printf("\nCard_ %d: wBase=%x,wIrq=%x,subID=[%x,%x,%x],
            SlotID=[%x,%x]",i,wBase,wIrq,wSubVendor,wSubDevice,
            wSubAux,wSlotBus,wSlotDevice);
    printf(" --> ");
    ShowPioPiso(wSubVendor,wSubDevice,wSubAux);
}
```

## 4.1.2 PIO\_GetConfigAddressSpace

**PIO\_GetConfigAddressSpace(wBoardNo,\*wBase,\*wlrq, \*wSubVendor,  
\*wSubDevice, \*wSubAux, \*wSlotBus, \*wSlotDevice)**

- wBoardNo=0 to N → total number of N+1 boards found by PIO\_DriverInit(...)
- wBase → base address of the board control word
- wlrq → allocates IRQ channel number of this board
- wSubVendor → subVendor ID of this board
- wSubDevice → subDevice ID of this board
- wSubAux → subAux ID of this board
- wSlotBus → hardware slot ID1 of this board
- wSlotDevice → hardware slot ID2 of this board

Use this function to save the resources of all PIO/PISO cards installed in this system. Afterward, the application program can directly control all functions of PIO/PISO series card.

**Find the configure address space of PISO-730(-5V)/ PISO-730A(-5V):**

```
/* step1: detect all PISO-730(-5V)/730A(-5V) cards first */
wSubVendor=0x80; wSubDevice=8; wSubAux=0x40; /* for PISO-730 */
/* for PISO-730A */
;wSubAux=0x80;

wRetVal=PIO_DriverInit(&wBoards, wSubVendor,wSubDevice,wSubAux);
printf("There are %d PISO-730 Cards in this PC\n",wBoards);
/* step2: save resource of all PISO-730(-5V)/PISO-730A(-5V) cards installed
in this PC */
for (i=0; i<wBoards; i++)
{
    PIO_GetConfigAddressSpace(i,&wBase,&wlrq,&t1,&t2,&t3,&t4,&t5);
    printf("\nCard_%d: wBase=%x, wlrq=%x", i,wBase,wlrq);
    wConfigSpace[i][0]=wBaseAddress; /* save all resource of this card */
    wConfigSpace[i][1]=wlrq; /* save all resource of this card */
}
/* step3: control the PISO-730(-5V)/ PISO-730A(-5V) directly */
wBase=wConfigSpace[0][0]; /* get base address the card_0 */
output(wBase,1); /* enable all D/I/O operation of card_0 */
wBase=wConfigSpace[1][0]; /* get base address the card_1 */
output(wBase,1); /* enable all D/I/O operation of card_1 */
```

### 4.1.3 Show\_PIO\_PISO

#### Show\_PIO\_PISO(wSubVendor,wSubDevice,wSubAux)

- wSubVendor → subVendor ID of board to find
- wSubDevice → subDevice ID of board to find
- wSubAux → subAux ID of board to find

This function shows a text string for these special subIDs. This text string is the same as that defined in PIO.H

**Here is the demo program for this function:**

```
wRetVal=PIO_DriverInit(&wBoards,0xff,0xff,0xff); /*find all PIO_PISO*/
printf("\nThrer are %d PIO_PISO Cards in this PC",wBoards);
if (wBoards==0 ) exit(0);

printf("\n-----");
for(i=0; i<wBoards; i++)
{
    PIO_GetConfigAddressSpace(i,&wBase,&wIrq,&wSubVendor,
        &wSubDevice,&wSubAux,&wSlotBus,&wSlotDevice);

    printf("\nCard_ %d: wBase=%x,wIrq=%x,subID=[%x,%x,%x],
        SlotID=[%x,%x]",i,wBase,wIrq,wSubVendor,wSubDevice,
        wSubAux,wSlotBus,wSlotDevice);
    printf(" --> ");
    ShowPioPiso(wSubVendor,wSubDevice,wSubAux);
}
```

## 4.2 The Assignment of I/O Address

---

The plug & play BIOS assigns the proper I/O address to each PIO/PISO series card. If there is only one PIO/PISO board, the board is identified as card\_0. If there are two PIO/PISO boards in the system, identifying card\_0 becomes more difficult? The software driver can support a maximum of 16 boards. Therefore, you can install up to 16 boards of PIO/PSIO series in one PC system. Here how to identify each address.

**The easiest way to identify which card is card\_0 is to use wSlotBus and wSlotDevice as follows:**

**Step 1:** Remove all PISO-730(-5V)/PISO-730A(-5V) from this PC

**Step 2:** Install one PISO-730(-5V)/PISO-730A(-5V) into the PC PCI\_slot1, run PIO\_PISO.EXE and record the wSlotBus1 and wSlotDevice1

**Step 3:** Remove all PISO-730(-5V)/PISO-730A(-5V) from this PC

**Step 4:** Install one PISO-730(-5V)/PISO-730A(-5V) into the PC PCI\_slot2, run PIO\_PISO.EXE and record the wSlotBus2 and wSlotDevice2

**Step 5:** Repeat (3) and (4) for all PCI\_slot? Record all wSlotBus? and wSlotDevice?

The records may be as follows:

PC PCI slot	WSlotBus	wSlotDevice
Slot_1	0	0x07
Slot_2	0	0x08
Slot_3	0	0x09
Slot_4	0	0x0A
PCI-BRIDGE		
Slot_5	1	0x0A
Slot_6	1	0x08
Slot_7	1	0x09
Slot_8	1	0x07

The above procedure will record all wSlotBus? and wSlotDevice? in this PC. These values will be mapped to this PC physical slot. This mapping will not be changed for any PIO/PISO cards. Use it to identify the specified PIO/PISO card as follows:

**Step1: Record all wSlotBus? and wSlotDevice?**

**Step2: Use PIO\_GetConfigAddressSpace(...) to get the specified card wSlotBus and wSlotDevice**

**Step3: Identify the specified PIO/PISO card by comparing the wSlotBus and wSlotDevice in step2 to step1.**



## 4.3 The I/O Address Map

---

A PIO/PISO series card address is automatically assigned by the main board ROM BIOS. The I/O address can also be re-assigned if needed. It **is strongly recommended not to change the I/O address. The plug&play BIOS assigns the proper I/O address for each PIO/PISO series card.** Here are the I/O addresses of PISO-730(-5V)/ PISO-730A(-5V):

Address	Read	Write
WBase+0	RESET\ control register	Same
WBase+2	Aux control register	Same
WBase+3	Aux data register	Same
WBase+5	INT mask control register	Same
WBase+7	Aux pin status register	Same
WBase+0x2a	INT polarity control register	Same
WBase+0xc0	IDI0~IDI7	IDO0~IDO7
WBase+0xc4	IDI8~IDI15	IDO8~IDO15
WBase+0xc8	DI0~DI7	DO0~DO7
Wbase+0xcc	DI8~DI15	DO8~DO15

**Note.** Refer to [Sec. 4.1](#) for more information about wBase.

### 4.3.1 RESET\ Control Register

(Read/Write): wBase+0

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	RESET\

**Note.** Refer to [Sec. 4.1](#) for more information about wBase.

When the PC is first powered-up, the RESET\ signal is in Low state. **This disables all D/I/O operations.** Please set the RESET\ signal to High state before issuing any D/I/O command.

```
outputb(wBase,1);      /* RESET\ = High → all D/I/O are enable now */
outputb(wBase,0);      /* RESET\ = Low  → all D/I/O are disable now */
```

### 4.3.2 AUX Control Register

(Read/Write): wBase+2

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Aux7	Aux6	Aux5	Aux4	Aux3	Aux2	Aux1	Aux0

**Note.** Refer to [Sec. 4.1](#) for more information about wBase.

Aux?=0→ this Aux is used as a D/I  
Aux?=1→ this Aux is used as a D/O

When the PC is first powered-on, all Aux? signals are in Low-state. All Aux? are designed as D/I for all PIO/PISO series. Please set all Aux? in D/I state.

### 4.3.3 AUX data Register

(Read/Write): wBase+3

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Aux7	Aux6	Aux5	Aux4	Aux3	Aux2	Aux1	Aux0

**Note.** Refer to [Sec. 4.1](#) for more information about wBase.

When the Aux? is used as a D/O, this register controls the output state. This register has been designed for future extensions, so please don't try to control this register now.

### 4.3.4 INT Mask Control Register

(Read/Write): wBase+5

Bit 7\	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	0	0	0	0	0	EN1	EN0

**Note.** Refer to [Sec. 4.1](#) for more information about wBase.

EN0/1=0 → Disables INT\_CHAN\_0/1 as a interrupt signal (default)

EN0/1=1 → Enables INT\_CHAN\_0/1 as a interrupt signal

```
outportb(wBase+5,0);          /* Disables all interrupts          */
outportb(wBase+5,1);          /* Enables interrupt of INT_CHAN_0 */
outportb(wBase+5,2);          /* Enables interrupt of INT_CHAN_1 */
outportb(wBase+5,3);          /* Enables all two channels of interrupt */
```

Refer to the following demo program for more information:

DEMO3.C → For INT\_CHAN\_0 only (initial high state)

DEMO4.C → For INT\_CHAN\_0 only (initial low state)

DEMO5.C → For multi-channel interrupts sources

## 4.3.5 Aux Status Register

(Read/Write): wBase+7

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Aux7	Aux6	Aux5	Aux4	Aux3	Aux2	Aux1	Aux0

**Note.** Refer to [Sec. 4.1](#) for more information about wBase.

Aux0=INT\_CHAN\_0, Aux1=INT\_CHAN\_1, Aux7~4=Aux-ID. Refer to Sec. 4.1 for more information. The Aux0~1 are used as interrupt sources. The interrupt service routine has to read this register for interrupt source identification. Refer to Sec. 2.5 for more information.

## 4.3.6 Interrupt Polarity Control Register

(Read/Write): wBase+0x2A

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	0	0	0	0	0	INV1	INV0

**Note.** Refer to [Sec. 4.1](#) for more information about wBase.

INV0/1=0→ Selects the inverted signal from INT\_CHAN\_0/1

INV0/1=1→ Selects the non-inverted signal from INT\_CHAN\_0/1

```
outportb(wBase+0x2a,0);    /*Selects the invert input from all 2 channels */
```

```
outportb(wBase+0x2a,0x3); /*Selects the non-invert input from all 2 channels*/
```

```
outportb(wBase+0x2a,0x2); /* Selects the inverted input of INT_CHAN_0 */
```

```
/* Selects the non-inverted input of INT_CHAN_1 */
```

**Refer to Sec. 2.6.7 for more information.**

**Refer to DEMO5.C for more information.**

## 4.3.7 I/O Data Register

(Read/Write): wBase+0xC0

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
IDI7	IDI6	IDI5	IDI4	IDI3	IDI2	IDI1	IDI0

(Read/Write): wBase+0xC4

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
IDI15	IDI14	IDI13	IDI12	IDI11	IDI10	IDI9	IDI8

(Read/Write): wBase+0xC8

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
DI7	DI6	DI5	DI4	DI3	DI2	DI1	DI0

(Read/Write): wBase+0xCC

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
DI15	DI14	DI13	DI12	DI11	DI10	DI9	DI8

**Note.** Refer to [Sec. 4.1](#) for more information about wBase.

```
outportb(wBase+0xc0,0xff);           /* Writes 0xff to ID00~ID07 */
DiValue=inportb(wBase+0xc0);         /* Reads states from IDI0~IDI7 */

outportb(wBase+0xc8,0x55);           /* Writes 0x55 to D00~D07 */
DiValue=inportb(wBase+0xcc);         /* Reads states from DI8~DI15 */
```

## 5. Demo Program



### 5.1 Demo Programs for Windows

Please note that none of the demo programs will work normally if the DLL driver has not been installed correctly. During the DLL driver installation process, the install shield will register the correct kernel driver to the operating system and copy the DLL driver and demo programs to the correct location depending on the driver software package you have selected (Win98/Me/NT/2000 and 32-bit Win XP/2003/Visa/7). After installing the driver, the related demo programs, development library and declaration header files for the different development environments will be available in the following folders.

The demo program is contained in:

CD:\NAPDOS\PCI\PISO-DIO\DLL\_OCX\Demo\

[http://ftp.icpdas.com/pub/cd/iocard/pci/napdos/pci/piso-dio/dll\\_ocx/demo/](http://ftp.icpdas.com/pub/cd/iocard/pci/napdos/pci/piso-dio/dll_ocx/demo/)

■ BCB 4 → For Borland C++ Builder4  
PISODIO.H → Header files  
PISODIO.LIB → Linkage library for BCB

■ Delphi4 → For Delphi 4  
PISODIO.PAS → Declaration files

■ VB6 → For Visual Basic 6  
PISODIO.BAS → Declaration files

■ VC6 → For Visual C++ 6  
PISODIO.H → Header files  
PISODIO.LIB → Linkage library for VC6

■ VB.NET2005 → For VB.NET2005  
PISODIO.vb → Declaration files

■ CSharp2005 → For C#.NET2005  
PISODIO.cs → Declaration files

#### A list of available demo programs is as follows:

- DIO demo
- Interrupt demo
- EventAPC demo

## 5.2 Demo Programs for DOS

---

The related DOS software and demos are located on the CD as below:

CD:\NAPDOS\PCI\PISO-DIO\dos\

<http://ftp.icpdas.com/pub/cd/iocard/pci/napdos/pci/piso-dio/dos/>

After installing the software, the following drivers will be installed onto your hard disk:

<ul style="list-style-type: none"><li>• \TC\*.*</li><li>• \MSC\*.*</li><li>• \BC\*.*</li></ul>	<ul style="list-style-type: none"><li>→ for Turbo C 2.xx or above</li><li>→ for MSC 5.xx or above</li><li>→ for BC 3.xx or above</li></ul>
<ul style="list-style-type: none"><li>• \TC\LIB\*.*</li><li>• \TC\DEMO\*.*</li><li>• \TC\DIAG\*.*</li></ul>	<ul style="list-style-type: none"><li>→ for TC library</li><li>→ for TC demo program</li><li>→ for TC diagnostic program</li></ul>
<ul style="list-style-type: none"><li>• \TC\LIB\Large\*.*</li><li>• \TC\LIB\Huge\*.*</li><li>• \TC\LIB\Large\PIO.H</li><li>• \TC\LIB\Large\TCPIO_L.LIB</li><li>• \TC\LIB\Huge\PIO.H</li><li>• \TC\LIB\Huge\TCPIO_H.LIB</li></ul>	<ul style="list-style-type: none"><li>→ TC large model library</li><li>→ TC huge model library</li><li>→ TC declaration file</li><li>→ TC large model library file</li><li>→ TC declaration file</li><li>→ TC huge model library file</li></ul>
<ul style="list-style-type: none"><li>• \MSC\LIB\Large\PIO.H</li><li>• \MSC\LIB\Large\MSCPIO_L.LIB</li><li>• \MSC\LIB\Huge\PIO.H</li><li>• \MSC\LIB\Huge\MSCPIO_H.LIB</li></ul>	<ul style="list-style-type: none"><li>→ MSC declaration file</li><li>→ MSC large model library file</li><li>→ MSC declaration file</li><li>→ MSC huge model library file</li></ul>
<ul style="list-style-type: none"><li>• \BC\LIB\Large\PIO.H</li><li>• \BC\LIB\Large\BCPIO_L.LIB</li><li>• \BC\LIB\Huge\PIO.H</li><li>• \BC\LIB\Huge\BCPIO_H.LIB</li></ul>	<ul style="list-style-type: none"><li>→ BC declaration file</li><li>→ BC large model library file</li><li>→ BC declaration file</li><li>→ BC huge model library file</li></ul>

**NOTE: The library is available for all PIO/PISO series cards.**

## 5.3 PIO\_PISO.EXE for DOS

---

```
/* ----- */
/* Find all PIO_PISO series cards in this PC system */
/* step 1 : plug all PIO_PISO cards into PC */
/* step 2 : run PIO_PISO.EXE */
/* ----- */

#include "PIO.H"

WORD wBase,wIrq;
WORD wBase2,wIrq2;

int main()
{
int i,j,j1,j2,j3,j4,k,jj,dd,j11,j22,j33,j44;
WORD wBoards,wRetVal;
WORD wSubVendor,wSubDevice,wSubAux,wSlotBus,wSlotDevice;
char c;
float ok,err;

clrscr();
wRetVal=PIO_DriverInit(&wBoards,0xff,0xff,0xff); /*for PIO-PISO*/
printf("\nThere are %d PIO_PISO Cards in this PC",wBoards);
if (wBoards==0 ) exit(0);

printf("\n-----");
for(i=0; i<wBoards; i++)
{
PIO_GetConfigAddressSpace(i,&wBase,&wIrq,&wSubVendor,
&wSubDevice,&wSubAux,&wSlotBus,&wSlotDevice);

printf("\nCard_%d: wBase=%x,wIrq=%x,subID=[%x,%x,%x],
SlotID=[%x,%x]",i,wBase,wIrq,wSubVendor,wSubDevice,
wSubAux,wSlotBus,wSlotDevice);
printf(" --> ");
ShowPioPiso(wSubVendor,wSubDevice,wSubAux);
}

PIO_DriverClose();
}
```




## 5.4 PIO\_PISO.EXE for Windows

The PIO\_PISO.exe utility is located on the CD as below and is useful for all PIO/PISO series cards.

CD:\NAPDOS\PCI\Utility\Win32\PIO\_PISO\

[http://ftp.icpdas.com/pub/cd/iocard/pci/napdos/pci/utility/win32/pio\\_piso/](http://ftp.icpdas.com/pub/cd/iocard/pci/napdos/pci/utility/win32/pio_piso/)

After executing the utility, detailed information for all PIO/PISO cards that are installed in the PC will be shown, as illustrated below:



**Note:** The PIO\_PISO.EXE application is valid for all PIO/PISO cards. The user can execute the PIO\_PISO.EXE file to retrieve the following information:

- List all PIO/PISO cards installed in the PC
- List the resources allocated to each PIO/PISO card
- List the wSlotBus and wSlotDevice details for identification of specific PIO/PISO cards. (Refer to [Section 4.1](#) for more information)

## 5.5 DEMO1 for DOS

---

```
/* ----- */
/* DEMO1.C : PISO-730/730A D/O demo */
/* step 1 : connect CON3 to DB-16R */
/* step 2 : run DEMO1.EXE */
/* ----- */

#include "PIO.H"
void piso_730_do(long IDoValue);
void piso_730_ido(long IDoValue);
WORD wBase,wIrq;
int main()
{
    int i,j,k1,k2,l1,l2,jj,dd,j1,i1,j2,i2;
    WORD wBoards,wRetVal,t1,t2,t3,t4,t5;
    WORD wSubVendor,wSubDevice,wSubAux,wSlotBus,wSlotDevice;
    long lOutPad1,lOutPad2;
    char c;

    clrscr();
    /* step 1: find address-mapping of PIO/PISO cards */
    wRetVal=PIO_DriverInit(&wBoards,0x80,0x08,0x40); /* for PISO-730 */
    /* for PISO-730A */
    printf("\nThere are %d PISO-730/730A Cards in this PC",wBoards);
    if (wBoards==0) exit(0);
    printf("\n----- The Configuration Space -----");
    for(i=0; i<wBoards; i++)
    {
        PIO_GetConfigAddressSpace(i,&wBase,&wIrq,&wSubVendor,&wSubDevice,
        &wSubAux,&wSlotBus,&wSlotDevice);
        printf("\nCard_ %d: wBase=%x,wIrq=%x,subID=[%x,%x,%x],SlotID=
        [%x,%x]",i,wBase,wIrq,wSubVendor,wSubDevice,wSubAux,
        wSlotBus,wSlotDevice);
        printf(" --> ");
        ShowPioPiso(wSubVendor,wSubDevice,wSubAux);
    }

    PIO_GetConfigAddressSpace(0,&wBase,&wIrq,&t1,&t2,&t3,&t4,&t5);
    /* step 2: enable all D/I/O port */
    outportb(wBase,1); /* enable D/I/O */

    printf("\n\n");
    lOutPad1=1;
    lOutPad2=0x8000;
    for(;;)
    {
        gotoxy(1,6);
        piso_730_do(lOutPad1);
        printf("\nOutput DO[0..15] = [%4lx]",lOutPad1);
        piso_730_ido(lOutPad2);
        printf("\nOutput IDO[0..15] = [%4lx]",lOutPad2);
```

```

delay(12000);
IOutPad1=((IOutPad1<<1)&0xffff);
IOutPad2=((IOutPad2>>1)&0xffff);

if (IOutPad1==0) {IOutPad1=1;IOutPad2=0x8000;}
if (kbhit()!=0) break;
}
PIO_DriverClose();
}

/* ----- */
void piso_730_do(long IDoValue)
{
outportb(wBase+0xc8,(IDoValue&0xff));
outportb(wBase+0xcc,((IDoValue>>8)&0xff));
}
/* ----- */
void piso_730_ido(long IDoValue)
{
outportb(wBase+0xc0,(IDoValue&0xff));
outportb(wBase+0xc4,((IDoValue>>8)&0xff));
}

```

## 5.6 DEMO2 for DOS

---

```
/* ----- */
/* DEMO2.C : PISO-730/730A D/I/O demo */
/* step 1 : connect DO[0..15] to DI[0..15], */
/*          IDO[0..15] to IDI[0..15] */
/* step 2 : run DEMO2.EXE */
/* ----- */

#include "PIO.H"
long piso_730_di(void);
long piso_730_idi(void);
WORD wBase,wIrq;
int main()
{
    int i,j,k,k1,k2,l1,l2,jj,dd,j1,i1,j2,i2;
    WORD wBoards,wRetVal,t1,t2,t3,t4,t5;
    WORD wSubVendor,wSubDevice,wSubAux,wSlotBus,wSlotDevice;
    long IOutPad1,IOutPad2,IInPad1,IInPad2;
    char c;
    clrscr();
    /* step 1: find address-mapping of PIO/PISO cards */

    /* step 2: enable all D/I/O port */
    outportb(wBase,1); /* enable D/I/O */
    IOutPad1=0x0001;
    IOutPad2=0x8000;
    for(;;)
    {
        gotoxy(1,8);
        piso_730_do(IOutPad1);
        IInPad1=piso_730_di();
        piso_730_ido(IOutPad2);
        delay(10000);
        IInPad2=piso_730_idi();
        printf("\n DO[0..15]=[%4lx] , DI[0..15]=[%4lx]",IOutPad1,IInPad1);
        printf("\n IDO=[%4lx],!IDI=[%4lx]",IOutPad2,(~IInPad2&0xffff));
        IOutPad1=(IOutPad1<<1)&0xffff;
        IOutPad2=(IOutPad2>>1)&0xffff;
        if (IOutPad1==0) IOutPad1=1;
        if (IOutPad2==0) IOutPad2=0x8000;
        if (kbhit()!=0) break;
    }
    PIO_DriverClose();
}
```

```

/* ----- */
long piso_730_di(void)
{
long IDiValue;
IDiValue=(inportb(wBase+0xcc)<<8);
IDiValue=(IDiValue|(inportb(wBase+0xc8)))&0xffff;
return(IDiValue);
}

/* ----- */
long piso_730_idi(void)
{
long IDiValue;
IDiValue=(inportb(wBase+0xc4)<<8);
IDiValue=(IDiValue|(inportb(wBase+0xc0)))&0xffff;
return(IDiValue);
}

```

## 5.7 DEMO3 for DOS

---

```
/* ----- */
/* DEMO3.C : PISO-730/730A interrupt (DIO initial high) */
/* step 1 : DIO to function generator */
/* step 2 : run DEMO3.EXE */
/* ----- */

#include "PIO.H"
#define A1_8259 0x20
#define A2_8259 0xA0
#define EOI 0x20

WORD init_high();
void interrupt (*oldfunc) ();
static void interrupt irq_service();
int COUNT_L,COUNT_H,irqmask,now_int_state;

void piso_730_do(long IDoValue);
long piso_730_di(void);
void piso_730_ido(long IDoValue);
long piso_730_idi(void);

WORD wBase,wIrq;

int main()
{
    int i,j,k,k1,k2,l1,l2,jj,dd,j1,i1,j2,i2;
    WORD wBoards,wRetVal,t1,t2,t3,t4,t5;
    WORD wSubVendor,wSubDevice,wSubAux,wSlotBus,wSlotDevice;
    char c;

    clrscr();
    /* step 1: find address-mapping of PIO/PISO cards */

    /* step 2: enable all D/I/O port */
    outportb(wBase,1); /* enable D/I/O */
    init_high();
    printf("\n\n***** show the count of Low_pulse *****\n");
    for(;;)
    {
        gotoxy(1,8);
        printf("\nCOUNT_L=[%5d]",COUNT_L);
        if (kbhit()!=0) break;
    }
}
```

```

disable();

outportb(wBase+5,0);          /* disable all interrupt */
if (wIrq<8)
{
    setvect(wIrq+8,oldfunc);
}
else
{
    setvect(wIrq-8+0x70,oldfunc);
}
PIO_DriverClose();
}
/* ----- */
WORD init_high()
{
    DWORD dwVal;

    disable();
    outportb(wBase+5,0);      /* disable all interrupt */

    if (wIrq<8)
    {
        oldfunc=getvect(wIrq+8);
        irqmask=inportb(A1_8259+1);
        outportb(A1_8259+1,irqmask & (0xff ^ (1 << wIrq)));
        setvect(wIrq+8, irq_service);
    }
    else
    {
        oldfunc=getvect(wIrq-8+0x70);
        irqmask=inportb(A1_8259+1);
        outportb(A1_8259+1,irqmask & 0xfb);          /* IRQ2 */
        irqmask=inportb(A2_8259+1);
        outportb(A2_8259+1,irqmask & (0xff ^ (1 << (wIrq-8))));
        setvect(wIrq-8+0x70, irq_service);
    }

    outportb(wBase+0x2a,0);    /* invert DIO */

    now_int_state=0x1;         /* now DIO is high */
    outportb(wBase+5,0x1);     /* enable DIO interrupt */
    enable();
}

```

```

/* ----- */
void interrupt irq_service()
{
if (now_int_state==1)      /* now DIO change to low      */
{
    /* INT_CHAN_0 = !DIO      */
    COUNT_L++;           /* find a low pulse (DIO)      */
    if ((inportb(wBase+7)&1)==0) /* DIO still fixed in low      */
    {
        /* need to generate a high pulse */
        outportb(wBase+0x2a,1); /* INVO select noninverted input */
        now_int_state=0;      /* now DIO=low      */
    }
    else now_int_state=1;      /* now DIO=High      */
}
else
    /* now DIO change to high      */
    {
        /* INT_CHAN_0 = DIO      */
        COUNT_H++;           /* find a high pulse (DIO)      */
        if ((inportb(wBase+7)&1)==1) /* DIO still fixed in high      */
        {
            /* need to generate a high pulse */
            outportb(wBase+0x2a,0); /* INVO select inverted input */
            now_int_state=1;      /* now DIO=high      */
        }
        else now_int_state=0;      /* now DIO=low      */
    }
if (wIrq>=8) outportb(A2_8259,0x20);
outportb(A1_8259,0x20);
}

```



## 5.7 DEMO4 for DOS

```
/* ----- */
/* DEMO4.C : PISO-730/730A Interrupt (DI0 initial low) */
/* step 1 : DI0 to function generator */
/* step 2 : run DEMO4.EXE */
/* ----- */

#include "PIO.H"
#define A1_8259 0x20
#define A2_8259 0xA0
#define EOI 0x20

WORD init_low();
void interrupt (*oldfunc) ();
static void interrupt irq_service();
int COUNT_L,COUNT_H,irqmask,now_int_state;

void piso_730_do(long IDoValue);
long piso_730_di(void);
void piso_730_ido(long IDoValue);
long piso_730_idi(void);

WORD wBase,wIrq;

int main()
{
    int i,j,k,k1,k2,l1,l2,jj,dd,j1,i1,j2,i2;
    WORD wBoards,wRetVal,t1,t2,t3,t4,t5;
    WORD wSubVendor,wSubDevice,wSubAux,wSlotBus,wSlotDevice;
    char c;

    clrscr();
    /* step 1: find address-mapping of PIO/PISO cards */

    /* step 2: enable all D/I/O port */
    outportb(wBase,1); /* enable D/I/O */

    init_Low();

    printf("\n\n***** show the count of High_pulse *****\n");
    for(;;)
    {
        gotoxy(1,8);
        printf("\nCOUNT_H=[%5d]",COUNT_H);
        if (kbhit()!=0) break;
    }
    disable();
    outportb(wBase+5,0); /* disable all interrupt */
    if (wIrq<8)
    {
        setvect(wIrq+8,oldfunc);
    }
    else
    {
        setvect(wIrq-8+0x70,oldfunc);
    }
    PIO_DriverClose();
}
```

```

/* ----- */
WORD init_low()
{
    DWORD dwVal;

    disable();
    outportb(wBase+5,0);          /* disable all interrupt */

    if (wIrq<8)
    {
        oldfunc=getvect(wIrq+8);
        irqmask=inportb(A1_8259+1);
        outportb(A1_8259+1,irqmask & (0xff ^ (1 << wIrq)));
        setvect(wIrq+8, irq_service);
    }
    else
    {
        oldfunc=getvect(wIrq-8+0x70);
        irqmask=inportb(A1_8259+1);
        outportb(A1_8259+1,irqmask & 0xfb);          /* IRQ2 */
        irqmask=inportb(A2_8259+1);
        outportb(A2_8259+1,irqmask & (0xff ^ (1 << (wIrq-8))));
        setvect(wIrq-8+0x70, irq_service);
    }
    outportb(wBase+0x2a,1);          /* non-invert DIO */
    now_int_state=0x0;          /* now DIO is low */
    outportb(wBase+5,0x1);          /* enable DIO interrupt */
    enable();
}
/* ----- */
void interrupt irq_service()
{
    if (now_int_state==1)          /* now DIO change to low */
    {
        /* INT_CHAN_0 = !DIO */
        COUNT_L++;          /* find a low pulse (DIO) */
        if ((inportb(wBase+7)&1)==0) /* DIO still fixed in low */
        {
            /* need to generate a high pulse */
            outportb(wBase+0x2a,1); /* INVO select noninverted input */
            now_int_state=0;          /* now DIO=low */
        }
        else now_int_state=1;          /* now DIO=High */
    }
    else          /* now DIO change to high */
    {
        /* INT_CHAN_0 = DIO */
        COUNT_H++;          /* find a high pulse (DIO) */
        if ((inportb(wBase+7)&1)==1) /* DIO still fixed in high */
        {
            /* need to generate a high pulse */
            outportb(wBase+0x2a,0); /* INVO select inverted input */
            now_int_state=1;          /* now DIO=high */
        }
        else now_int_state=0;          /* now DIO=low */
    }
    if (wIrq>=8) outportb(A2_8259,0x20);
    outportb(A1_8259,0x20);
}

```

## 5.8 DEMO5 for DOS

```
/* ----- */
/* DEMO5.C : PISO-730/730A Interrupt (Multi interrupt source) */
/*      DIO : initial low , DI1 : initial high */
/* step 1 : connect DIO & DI1 to function generator */
/* step 2 : run DEMO5.EXE */
/* ----- */

#include "PIO.H"
#define A1_8259 0x20
#define A2_8259 0xA0
#define EOI    0x20

WORD init();
void interrupt (*oldfunc) ();
static void interrupt irq_service();
int  irqmask,now_int_state,new_int_state,invert,int_c,int_num;
int  CNT_L1,CNT_L2,CNT_H1,CNT_H2;

WORD wBase,wIrq;

int main()
{
    int i,j,k;
    WORD wBoards,wRetVal,t1,t2,t3,t4,t5;
    WORD wSubVendor,wSubDevice,wSubAux,wSlotBus,wSlotDevice;
    char c;

    clrscr();
    /* step 1: find address-mapping of PIO/PISO cards */
    .
    .
    /* step 2: enable all D/I/O port */
    outportb(wBase,1); /* enable D/I/O */
    init();
    printf("\n\n***** show the count of High_pulse *****\n");
    for(;;)
    {
        gotoxy(1,8);
        printf("\nCNT_L1,CNT_L2=[%5d,%5d]",CNT_L1,CNT_L2);
        printf("\nCNT_H1,CNT_H2=[%5d,%5d]",CNT_H1,CNT_H2);
        if (kbhit()!=0) break;
    }
    disable();
    outportb(wBase+5,0); /* disable all interrupt */
    if (wIrq<8)
    {
        setvect(wIrq+8,oldfunc);
    }
    else
    {
        setvect(wIrq-8+0x70,oldfunc);
    }
    PIO_DriverClose();
}
```

```

/* ----- */
WORD init()
{
    DWORD dwVal;
    disable();
    outportb(wBase+5,0);          /* disable all interrupt */
    if (wIrq<8)
    {
        oldfunc=getvect(wIrq+8);
        irqmask=inportb(A1_8259+1);
        outportb(A1_8259+1,irqmask & (0xff ^ (1 << wIrq)));
        setvect(wIrq+8, irq_service);
    }
    else
    {
        oldfunc=getvect(wIrq-8+0x70);
        irqmask=inportb(A1_8259+1);
        outportb(A1_8259+1,irqmask & 0xfb);          /* IRQ2 */
        irqmask=inportb(A2_8259+1);
        outportb(A2_8259+1,irqmask & (0xff ^ (1 << (wIrq-8))));
        setvect(wIrq-8+0x70, irq_service);
    }
    invert=0x1;
    outportb(wBase+0x2a,invert);    /* non-invert DI0 */
    /* invert DI1 */
    now_int_state=0x2;          /* now DI0 is low */
    /* now DI1 is high */
    outportb(wBase+5,0x3);      /* enable all interrupt */
    enable();
}
/* ----- */
void interrupt irq_service()
{
    int_num++;
    new_int_state=inportb(wBase+7)&0x3;
    int_c=new_int_state^now_int_state;
    if ((int_c&0x1)!=0)          /* now INT_CHAN_0 change to high */
    {
        if ((new_int_state&0x01)!=0)
        {
            CNT_H1++;
        }
        else          /* now INT_CHAN_0 change to low */
        {
            CNT_L1++;
        }
        invert=invert^1;      /* generate a high pulse */
    }
    if ((int_c&0x2)!=0)          /* now INT_CHAN_1 change to high */
    {
        if ((new_int_state&0x02)!=0)
        {
            CNT_H2++;
        }
        else          /* now INT_CHAN_1 change to low */
        {
            CNT_L2++;
        }
        invert=invert^2;      /* generate a high pulse */
    }
    now_int_state=new_int_state;
    outportb(wBase+0x2a,invert);
    if (wIrq>=8) outportb(A2_8259,0x20);
    outportb(A1_8259,0x20);
}

```

## 6. Diagnostic Procedures



Please follow the below steps to finish the test.

### Digital Input and Digital Output Test

1. Power-off the PC.
2. Refer to the hardware manual Section 2.2; wire the DO[0..15] to DI[0..15], IDO[0..15] to IDI[0..15].
3. Install the PISO-730/730A card into an available PCI slot (5 V bus).
4. Power-on the PC with a bootable floppy disk or CD with MS-DOS.
5. Run the PISO-730(-5V)/730A(-5V) DOS “Demo2.exe” program.
6. It shows how many PISO-730(-5V)/730A(-5V) board(s) found in the screen.
7. Is the number correct?
8. Do the DI data equal the DO data showed in the screen?